簡易檢索 / 詳目顯示

研究生: 陳帛興
Chen, Po-Hsing
論文名稱: 應用於液晶顯示器源極驅動器之低成本數位類比轉換器設計
Design of Low-Cost Digital-to-Analog Converter for LCD Source Driver
指導教授: 張慶元
Chang, Tsin-Yuan
劉怡君
Liu, Yi-Chun
口試委員: 盧志文
Lu, Chih-Wen
陳元賀
Chen, Yuan-Ho
學位類別: 碩士
Master
系所名稱: 電機資訊學院 - 電機工程學系
Department of Electrical Engineering
論文出版年: 2013
畢業學年度: 102
語文別: 中文
論文頁數: 66
中文關鍵詞: 緩衝器放大器源極驅動器數位類比轉換器液晶顯示器驅動器
外文關鍵詞: Buffer amplifier, Source driver, Digital-to-analog converter (DAC), LCD driver
相關次數: 點閱:131下載:0
分享至:
查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報
  • 隨著科技日益發展與進步,人們的生活愈趨科技化。在顯示科技方面,開始追求高畫面品質的產品。為了有效的提升顯示畫面品質,必須使用高解析度的顯示器驅動晶片驅動高畫質顯示器。然而,隨著解析度的提升,液晶顯示器中的源極驅動器之數位類比轉換器必須操作在更高的資料轉換速率以保持相同的畫面更新率。對於顯示器驅動器的研發成本方面,源極驅動器中的數位類比轉換器的解析度提高,也使得晶片面積增加,製作成本也伴隨著提高。因此本論文研究著重於降低液晶顯示器驅動器的晶片面積,也就是降低晶片製作成本,且能達到相同的驅動效能。
    本論文提出一個可應用於液晶顯示器源極驅動器之10位元具有源極追隨器為電壓緩衝器之兩級式數位類比轉換器。所提出之8位元數位類比轉換器在佈局面積與傳統上8位元數位類比轉換器面積比較,以驗證面積大小,結果顯示本論文提出之DAC面積只有傳統上8位元DAC面積之61%。利用0.18-um/0.35-um CMOS製程下線,並量測驗證本論文提出之DAC晶片,量測結果最差DNL與INL分別為0.61 LSB與0.78 LSB。


    With the development and progress of technology, people’s lives have been more and more technical. In display technology, making high-definition-screened products becomes the goal. In order to effectively improve the quality of the display device, it is necessary to use high-resolution display driver ICs to drive high-definition displays. However, with improved resolution, digital-to-analog converter (DAC) in the LCD source driver must be operated at a higher data conversion rate to maintain the same frame refresh rate. As for the development costs of display drivers, production costs increase because the chip area becomes bigger, which is caused by the increasing resolution of the digital-to-analog converter (DAC). Therefore, the purpose of this essay focuses on reducing the chip area of liquid crystal displays, that is, reducing chip costs, and achieving the same driving performance.
    This thesis propose a 10-bit two-stage DAC with a source follower and a op-amp for LCD source driver ICs. This design requires an 8-bit conventional DAC compared with proposed DAC, enabling a smaller die area. The proposed DAC occupies only 61% of area needed for an 8-bit conventional DAC. The 10-bit prototypes were produced with 0.18-um/0.35-um CMOS technology with the worst DNL/INL being 0.61/0.78 LSB.

    摘要 I ABSTRACT II 目錄 III 圖目錄 V 表目錄 VIII 第 1 章 緒論 1 1.1 研究動機 1 1.2 論文組織 2 1.3 數位類比轉換器設計之效能與規格 3 第 2 章 液晶顯示器驅動系統 9 2.1 液晶之光電特性 9 2.2 液晶顯示器的工作原理 11 2.3 液晶顯示器驅動系統 13 2.4 反轉法 (INVERSION METHOD) 16 2.5 伽瑪校正 (GAMMA CORRECTION) 17 第 3 章 液晶顯示器源極驅動器 18 3.1 移位暫存器 (SHIFT REGISTER) 19 3.2 輸入暫存器 (INPUT REGISTER) 21 3.3 資料閂鎖器 (DATA LATCH) 22 3.4 電壓位準移位器 (LEVEL SHIFTER) 23 3.5 數位類比轉換器 (DIGITAL-TO-ANALOG CONVERTER) 24 3.6 輸出緩衝器 (OUTPUT BUFFER) 26 第 4 章 數位類比轉換器設計 29 4.1 簡介 29 4.2 多通道十位元兩級式數位類比轉換器 33 4.2.1 雙輸出類比電壓選擇器 36 4.2.2 應用於電壓緩衝器之源極追隨器 38 4.2.3 補償電流源 (Compensation Current Source) 41 4.2.4 輸出緩衝器 (Output Buffer) 42 4.3 十位元式數位類比轉換器之模擬結果 46 4.4 十位元兩級式數位類比轉換器之量測結果 52 4.5 結論 61 4.6 未來研究方向 62 參考文獻 63

    [1] D. Johns and K. Martin, Analog Integrated Circuit Design. New York: Wiley, 1997.
    [2] C.-W. Lu, “High-speed driving scheme and compact high-speed low-power rail-to-rail class-B buffer amplifier for LCD applications,” IEEE J. Solid-State Circuits, vol. 39, no. 11, pp. 1938–1947, Nov. 2004.
    [3] Pappas, S. Siskos, and C. A. Dimitriadis, “A fast and compact analog buffer design for active matrix liquid crystal displays using polysilicon thin-film transistors,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 55, no. 6, pp. 537–540, Jun. 2008.
    [4] D. Marano, G. Palumbo, and S. Pennisi, “A new compact low-power high-speed rail-to-rail class-B buffer for LCD applications,” IEEE J. Display Technol., vol. 6, no. 5, pp. 184–190, May. 2010.
    [5] C.-H. Tsai and J.-H. Wang, “Cross-self-bias rail-to-rail column buffer for 640-channel 6-bit TFT-LCD,” IEEE J. Display Technol., vol. 7, no. 5, pp. 235–241, May. 2011.
    [6] Y.-S. Son, J.-H. Kim, H.-H. Cho, J.-P. Hong, J.-H. Na, D.-S. Kim, D.-K. Han, J.-C. Hong, Y.-J. Jeon, and G.-H. Cho, “A column driver with low-power area-efficient push-pull buffer amplifiers for activematrix LCDs,” in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2007, pp. 142–143.
    [7] W.-J. Huang, S. Nagayasu, and S.-I. Liu, “A rail-to-rail class-B buffer with DC level-shifting current mirror and distributed miller compensation for LCD column drivers,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 58, no. 8, pp. 1761–1772, Aug. 2011.
    [8] J.-K. Woo, D.-Y. Shin, D.-K. Jeong, and S. Kim, “High-speed 10-bit LCD column driver with a split DAC and a class-AB output buffer,” IEEE Trans. Consum. Electron., vol. 55, no. 3, pp. 1431–1438, Aug. 2009.
    [9] D. McCartney, “Designing with TFT LCD column drivers,” Jul. 2002. [Online]. vailable: http://www.national.com/AU/design/0,4706,11_0_,00.html
    [10] C.-W. Lu, C.-C. Shen, and W.-C. Chen, “An area-efficient fully R-DAC-based TFT-LCD column driver,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 57, no. 10, pp. 2588–2601, Oct. 2010.
    [11] J.-S. Kim, D.-K. Jeong, and G. Kim, “A multi-level multi-phase charge-recycling method for low-power AMLCD column drivers,” IEEE J. Solid-State Circuits, vol. 35, no. 1, pp. 74–84, Jan. 2000.
    [12] C.-W. Lu and L.-C. Huang, “A 10-bit LCD column driver with piecewise linear digital-to-analog converters,” IEEE J. Solid-State Circuits, vol. 43, no. 2, pp. 371–378, Feb. 2008.
    [13] M. J. Bell, “An LCD column driver using a switch capacitor DAC,” in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2005, pp. 556–557.
    [14] M. J. Bell, “An LCD column driver using a switch capacitor DAC,” IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2756–2765, Dec. 2005.
    [15] Y.-K. Choi, Z.-Y. Wu, K. M. Kim, Y. H. Lee, M. S. Cho, H. S. Kim, D. H. Lee, and W.-G. Jung, “A compact low-power CDAC architecture for mobile TFT-LCD driver ICs,” in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2008, pp. 176–177.
    [16] Y.-C. Sung, S.-M. So, J.-K. Kim, and O.-K. Kwon, “10 bit source driver with resistor-resistor-string digital to analog converter,” in SID Int. Symp. Exhibition Dig. Tech. Papers, May 2005, vol. 36, no. 1, pp. 1099–1101.
    [17] C.-W. Lu, P.-Y. Yin, C.-M. Hsiao, and M.-C. F. Chang, “A 10 b resistor-resistor-string DAC with current compensation for compact LCD driver ICs,” in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2011, pp. 318–319.
    [18] C.-W. Lu, P.-Y. Yin, C.-M. Hsiao, M.-C. F. Chang, and Y.-S. Lin, “A 10-bit resistor-floating-resistor-string DAC (RFR-DAC) for high color-depth LCD driver ICs,” IEEE J. Solid-State Circuits, vol. 47, no. 10, pp. 2454–2466, Oct. 2012.
    [19] J.-S. Kang, J.-H. Kim, S.-Y. Kim, J.-Y. Song, O.-K. Kwon, Y.-J. Lee, B.-H. Kim, C.-W. Park, K.-S. Kwon, W.-T. Choi, S.-K. Yun, I.-J. Yeo, K.-B. Han, T.-S. Kim, and S.-I. Park, “A 10 b driver IC for a spatial optical modulator for full HDTV applications,” in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2007, pp. 138–139.
    [20] J.-S. Kang, J.-H. Kim, S.-Y. Kim, J.-Y. Song, O.-K. Kwon, Y.-J. Lee, B.-H. Kim, C.-W. Park, K.-S. Kwon, W.-T. Choi, S.-K. Yun, I.-J. Yeo, K.-B. Han, T.-S. Kim, and S.-I. Park, “10-bit driver IC using 3-bit DAC embedded operational amplifier for spatial optical modulators (SOMs),” IEEE J. Solid-State Circuits, vol. 42, no. 12, pp. 2913–2922, Dec. 2007.
    [21] Y.-J. Jeon, H.-M. Lee, S.-W. Lee, G.-H. Cho, H. R. Kim, Y.-K. Choi, and M. Lee, “A piecewise-linear 10 b DAC architecture with drain-current modulation for compact AMLCD driver ICs,” in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2009, pp. 264–265.
    [22] Y.-J. Jeon, H.-M. Lee, S.-W. Lee, G.-H. Cho, H.-R. Kim, Y.-K. Choi, and M. Lee, “A piecewise linear 10 Bit DAC architecture with drain current modulation for compact LCD driver ICs,” IEEE J. Solid-State Circuits, vol. 44, no. 12, pp. 3659–3675, Dec. 2009.
    [23] H.-M. Lee, Y.-J. Jeon, S.-W. Lee, G.-H. Cho, H.-R. Kim, Y.-K. Choi, and M. Lee, “A 10 b column driver with variable-current-control interpolation for mobile active-matrix LCDs,” in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2009, pp. 266–267.
    [24] R. Gregorian, Introduction to CMOS OP-AMPS and Comparators. New York, NY, USA: Wiley, 1999, pp. 218–224.
    [25] R. Hogervorst, J. P. Tero, R. G. H. Eschauzier, and J. H. Huijsing, “A compact power-efficient 3 V CMOS rail-to-rail input/output operational amplifier for VLSI cell libraries,” IEEE J. Solid-State Circuits, vol. 29, no. 12, pp. 1505–1513, Dec. 1994.
    [26] R. Ito, T. Itakura, and H. Minamizaki, “A class AB amplifier for LCD driver,” in IEEE Symp. VLSI Circuits Dig. Tech. Papers, 2007, pp. 148–149.
    [27] I. Knausz and R. J. Bowman, “A low power, scalable, DAC architecture for liquid crystal display drivers,” IEEE J. Solid-State Circuits, vol. 44, no. 9, pp. 2402–2410, Sep. 2009.
    [28] F. Su and W.-H. Ki, “Component-efficient multiphase switched-capacitor dc–dc converter with configurable conversion ratios for LCD driver applications,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 55, no. 8, pp. 753–757, Aug. 2008.
    [29] Monté, J. Doutreloigne, and A. Van Calster, “Driving-scheme algorithms for intelligent energy-efficient high-voltage display drivers,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 56, no. 2, pp. 497–507, Feb. 2009.
    [30] B.-D. Choi and O.-K. Kwon, “Pixel circuits and driving methods for low-cost LCD TV,” IEEE Trans. Consum. Electron., vol. 50, no. 4, pp. 1169–1173, Nov. 2004.
    [31] H.-M. Lee, Y.-S. Son, Y.-J. Jeon, J.-Y. Jeon, G.-H. Lee, S.-C. Jung, and G.-H. Cho, “A 10 bit gray scale digital-to-analog converter with an interpolating buffer amplifier for AMLCD column drivers,” in Proc. SID Symp. Dig., 2007, vol. 38, pp. 346–349.
    [32] Y.-C. Sung, O.-K. Kwon, and J.-K. Kim, “10-bit source driver with resistor-resistor-string digital-to-analog converter,” SID J. Soc. Inf. Display, vol. 14, no. 4, pp. 371–377, Apr. 2006.
    [33] T. Uno, S. Horino, Y. Hirayama, and Y. Mizumoto, “Liquid crystal display system using a digital-to-analog converter,” U.S. Patent 6 025 817, Feb. 15, 2000.
    [34] Y.-S. Son and G.-H. Cho, “Design considerations of channel buffer amplifiers for low-power area-efficient column drivers in active-matrix LCDs,” IEEE Trans. Consum. Electron., vol. 54, no. 2, pp. 648–655, May 2008.
    [35] T. Itakura, H. Minamizaki, T. Saito, and T. Kuroda, “A 402-output TFT-LCD driver IC with power control based on the number of colors selected,” IEEE J. Solid-State Circuits, vol. 38, no. 3, pp. 503–510, Mar. 2003.
    [36] C.-W. Lu and K. J. Hsu, “A high-speed low-power rail-to-rail column driver for AMLCD application,” IEEE J. Solid-State Circuits, vol. 39, no. 8, pp. 1313–1320, Aug. 2004.
    [37] S. Yoo, J. Jung, J.-J. Nam, H. Seo, K. Lee, Y. Song, J. Ko, J.-P. Lim, J. Kim, B.-H. Kim, Y. Cho, J.-S. Kim, and M. Lee, “A 720-channel LCD source driver with a 12-bit segmented R-C DAC,” in Proc. SID Symp. Dig., 2008, vol. 39, pp. 882–884.
    [38] K. Umeda, Y. Hori, and K. Nakajima, “A novel linear digital-to-analog converter using capacitor coupled adder for LCD driver ICs,” in Proc. SID Symp. Dig., 2008, vol. 39, pp. 885–888.
    [39] H.-M. Lee, Y.-S. Son, Y.-J. Jeon, J.-Y. Jeon, S.-C. Jung, and G.-H. Cho, “Area and power efficient 10-bit column driver with interpolating DAC and push–pull amplifier for AMLCDs,” in Proc. SID Symp. Dig., 2008, vol. 39, pp. 889–891.
    [40] J.-K. Woo, D.-Y. Shin, W.-J. Choe, D.-K. Jeong, and S. Kim, “10-bit column driver with split-DAC architecture,” in Proc. SID Symp. Dig., 2008, vol. 39, pp. 892–895.
    [41] C.-W. Lu, C.-M. Hsiao, and P.-Y. Yin, “A 10-b Two-Stage DAC with an Area-Efficient Multiple-Output Voltage Selector and a Linearity-Enhanced DAC-Embedded Op-Amp for LCD Column Driver ICs,” IEEE J. Solid-State Circuits, vol. 48, no. 6, pp. 1475–1486, Jun. 2013.
    [42] C. Park, K.-D. Kim, S.-W. Lee, G.-S. Park, S.-T. Ryu, and G.-H. Cho, “A 10 b linear interpolation DAC using body-transconductance control for AMLCD column driver,” in IEEE Asian Solid-State Circuits Conf. Papers, 2010, pp. 1–4.
    [43] S.-Y. Park, S.-H. Son, and W.-S. Chung, “High voltage high speed low power rail-to-rail source driver for 8-bit large TFT LCD applications,” IEEE Trans. Consum. Electron., vol. 53, no. 4, pp. 1589–1594, Nov. 2007.
    [44] H.-U. Post and K. Schoppe, “A 14 bit monotonic NMOS D/A converter,” IEEE J. Solid-State Circuits, vol. SC-18, no. 3, pp. 297–301, Jun. 1983.
    [45] A. Abrial, J. Bouvier, J.-M. Fournier, P. Senn, and M. Veillard, “A 27-MHz digital-to-analog video processor,” IEEE J. Solid-State Circuits, vol. 25, no. 6, pp. 1358–1369, Dec. 1988.
    [46] M. J. M. Pelgrom, “A 10-b 50-MHz CMOS D/A converter with 75-buffer,” IEEE J. Solid-State Circuits, vol. 25, no. 6, pp. 1347–1352, Dec. 1990.
    [47] K. Parthasarathy, T. Kuyel, Z. Yu, D. Chen, and R. Geiger, “A 16-bit resistor string DAC with full-calibration at final test,” in Int. Test Conf. Dig. Tech. Papers, 2005, pp. 66–75.
    [48] R. J. Baker, CMOS Mixed-Signal Circuit Design. New York: IEEE Press: Wiley-Interscience, 2002, pp. 334–339.
    [49] P.-C. Yu and J.-C. Wu, “A class-B output buffer for flat-panel-display column driver,” IEEE J. Solid-State Circuits, vol. 34, no. 1, pp. 116–119, Jan. 1999.
    [50] A. Erhart and D. McCartney, “Charge conservation implementation in an ultra-low power AMLCD column driver utilizing pixel inversion,” in SID Int. Symp., Seminar & Exhibition Dig. Tech. Papers, May 1997, pp. 23–26.
    [51] Hspice User’s Manual, 2000. Meta-Software.
    [52] H.-S. Kim, J.-H. Yang, S.-H. Park, S.-T. Ryu, and G.-H. Cho, “A 5.6mV inter-channel DVO 10b column-driver IC with mismatch-free switched-capacitor interpolation for mobile active-matrix LCDs,” in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2013, pp. 392–393.

    無法下載圖示 全文公開日期 本全文未授權公開 (校內網路)
    全文公開日期 本全文未授權公開 (校外網路)
    全文公開日期 本全文未授權公開 (國家圖書館:臺灣博碩士論文系統)
    QR CODE