隨著半導體製程的進步，無線通訊系統頻段也逐漸地升高，在通訊系統收發器中本地振盪器輸出頻率也隨之提高，本論文提出一個在ISM頻段使用，中心頻率為60 GHz，可調範圍57~64 GHz的寬調變範圍鎖像迴路。
第二章開始介紹鎖相迴路基本操作原理，並針對迴路中子電路做逐一介紹，推倒迴路轉移函數和相位雜訊數學模型。
第三章為本論文所提出之57~64 GHz的寬調變範圍鎖像迴路架構，首先對所提出架構之迴路參數利用Matlab做模擬驗證，包含相位邊限、雜訊分析、迴路鎖定模擬，並針對鎖相迴路中各區塊的電路架構做介紹，輸入參考頻率為25 MHz，在充電泵電流、壓控振盪器、注入式鎖定除頻器皆具有可調作用，使鎖相迴路具備有寬頻的作用，並對壓控振盪器、注入式鎖定除頻器之頻率調變原理加以說明，接著並探討說明迴路行為中的非理想現象並且設法加以改善，以提升鎖相迴路的效能。
第四章著重於電路架構的模擬，分別對單一區塊做模擬驗證外，也對整個鎖相迴路做系統的模擬，包含迴路鎖定、相位雜訊模擬；本次使用的為台積電65nm製程下線，最後附上電路佈局圖做說明。

With the advances in semiconductor process, the band of the wireless communication system gradually increased, the local oscillator output frequency in the transceiver of the communication system also will improve, This paper presents a center frequency of 60 GHz in the ISM band, 57 ~ 64 GHz wide tuning range lock loop.
The second chapter introduces the basic operation of the phase-locked loop principle, neutron circuit for the circuit one by one, the tear down the loop transfer function and phase noise of mathematical models.
Chapter three of this paper of 57 to 64 GHz wide tuning range lock like a loop structure, the first on the circuit parameters of the proposed framework using Matlab to do simulation and verification, including the phase margin, noise analysis, the loop is locked analog, and for each block in the phase-locked loop circuit architecture, the input reference frequency of 25 MHz in the charge pump current, VCO, injection locked frequency divider are adjustable role of phase-locked loop with broadband the role of the voltage-controlled oscillator injection locking in addition to the frequency of the frequency modulation principle described, then explore and explain the phenomenon of non-ideal circuit behavior and seek to improve to enhance the performance of phase-locked loop.
The fourth chapter concerns focus on the circuit structure of the simulation, the simulation and verification of a single block, the entire phase-locked loop to do the simulation, including the loop is locked, the phase noise simulation; use TSMC 65nm process off the assembly line, and finally attached to the circuit layout illustration.

[1] Hoshino, H.,Tachibana, R.,Mitomo, T.,Ono, N.,Yoshihara, Y. Fujimoto, R. , "A 60-GHz phase-locked loop with inductor-less prescaler in 90-nm CMOS," Solid State Circuits Conference, 2007. ESSCIRC 2007. 33rd European , vol., no., pp.472-475, 11-13 Sept. 2007
[2] Chihun Lee, Shen-luan Liu , "A 58-to-60.4GHz Frequency Synthesizer in 90nm CMOS," Solid-State Circuits Conference, 2007. ISSCC 2007. Digest of Technical Papers. IEEE International , vol., no., pp.196-596, 11-15 Feb. 2007
[3] Kun-Hung Tsai, Jia-Hao Wu, Shen-Iuan Liu; , "A digitally calibrated 64.3–66.2GHz phase-locked loop," Radio Frequency Integrated Circuits Symposium, 2008. RFIC 2008. IEEE , vol., no., pp.307-310, June 17 2008-April 17 2008
[4] Musa, A., Murakami, R., Sato, T., Chiavipas, W., Okada, K., Matsuzawa, A.; , "A 58–63.6GHz quadrature PLL frequency synthesizer in 65nm CMOS," Solid State Circuits Conference (A-SSCC), 2010 IEEE Asian , vol., no., pp.1-4, 8-10 Nov. 2010
[5] Kuo-Ken Huang, Wentzloff, D.D. , "A 60GHz antenna-referenced frequency-locked loop in 0.13μm CMOS for wireless sensor networks," Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2011 IEEE International , vol., no., pp.284-286, 20-24 Feb. 2011
[6] Winkler, W., Borngraber, J., Heinemann, B., Herzel, F., , "A fully integrated BiCMOS PLL for 60 GHz wireless applications," Solid-State Circuits Conference, 2005. Digest of Technical Papers. ISSCC. 2005 IEEE International , vol., no., pp.406-407 Vol. 1, 10-10 Feb. 2005
[7] Razavi, B., , "A study of injection locking and pulling in oscillators," Solid-State Circuits, IEEE Journal of , vol.39, no.9, pp. 1415- 1424, Sept. 2004
[8] Verma, S.; Rategh, H.R.; Lee, T.H.; , "A unified model for injection-locked frequency dividers," Solid-State Circuits, IEEE Journal of , vol.38, no.6, pp. 1015- 1027, June 2003
[9] Sheng-Lyang Jang, Yu-Sheng Chen, Chia-Wei Chang, Cheng-Chen Liu, , "A Wide-Locking Range /3 Injection-Locked Frequency Divider Using Linear Mixer," Microwave and Wireless Components Letters, IEEE , vol.20, no.7, pp.390-392, July 2010
[10] Sheng-Lyang Jang, Cheng-Chen Liu, Ying-Hsiang Liao, Ren-Kai Yang, , "A wide-locking range divide-by-2 LC-tank injection-locked frequency divider," VLSI Design Automation and Test (VLSI-DAT), 2010 International Symposium on , vol., no., pp.87-90, 26-29 April 2010
[11] Fard, A., Johnson, T., Aberg, D.,"A low power wide band CMOS VCO for multi-standard radios," Radio and Wireless Conference, 2004 IEEE , vol., no., pp. 79- 82, 19-22 Sept. 2004
[12] Liang-Hung Lu, Hsieh-Hung Hsieh, Yu-Te Liao, "A Wide Tuning-Range CMOS VCO With a Differential Tunable Active Inductor," Microwave Theory and Techniques, IEEE Transactions on , vol.54, no.9, pp.3462-3468, Sept. 2006
[13] Yuan Mo, Skafidas, E., Evans, R., Mareels, I., "A 40 GHz Power Efficient Static CML Frequency Divider in 0.13-μm CMOS Technology for High Speed Millimeter-Wave Wireless Systems," Circuits and Systems for Communications, 2008. ICCSC 2008. 4th IEEE International Conference on , vol., no., pp.812-815, 26-28 May 2008
[14] Wong, K.-L.J., Rylyakov, A., Yang, C.-K.K. , "A broadband 44-GHz frequency divider in 90-nm CMOS," Compound Semiconductor Integrated Circuit Symposium, 2005. CSIC '05. IEEE , vol., no., pp. 4 pp., 30 Oct.-2 Nov. 2005
[15] Chunyuan Zhou, Lei Zhang, Li Zhang, Yan Wang, Zhiping Yu, He Qian, "Injection-Locking-Based Power and Speed Optimization of CML Dividers," Circuits and Systems II: Express Briefs , IEEE Transactions on , vol.58, no.9, pp.565-569, Sept. 2011
[16] Singh, U., Green, M.M., "High-frequency CML clock dividers in 0.13-μm CMOS operating up to 38 GHz ," Solid-State Circuits, IEEE Journal of , vol.40, no.8, pp. 1658- 1661, Aug. 2005
[17] Yu-Hang Wong, Wei-Heng Lin, Jeng-Han Tsai, Tian-Wei Huang, "A 50-to-62GHz wide-locking-range CMOS injection-locked frequency divider with transformer feedback," Radio Frequency Integrated Circuits Symposium, 2008. RFIC 2008. IEEE , vol., no., pp.435-438, June 17 2008-April 17 2008
[18] Yi-Tsung Chen, Ming-Wei Li, Hsin-Chih Kuo, Tzuen-Hsi Huang, Huey-Ru Chuang,"Low-Voltage K-Band Divide-by-3 Injection-Locked Frequency Divider With Floating-Source Differential Injector," Microwave Theory and Techniques, IEEE Transactions on , vol.60, no.1, pp.60-67, Jan. 2012
[19] Hsieh-Hung Hsieh, Fu-Lung Hsueh, Chewn-Pu Jou, Kuo, F., Chen, S., Tzu-Jin Yeh, Tan, K.K.-W., Po-Yi Wu, Yu-Ling Lin, Ming-Hsien Tsai , "A V-band divide-by-three differential direct injection-locked frequency divider in 65-nm CMOS," Custom Integrated Circuits Conference (CICC), 2010 IEEE , vol., no., pp.1-4, 19-22 Sept. 2010
[20] Xiao Peng Yu, Manh Anh Do, Wei Meng Lim, Kiat Seng Yeo, Jian-Guo Ma , "Design and Optimization of the Extended True Single-Phase Clock-Based Prescaler," Microwave Theory and Techniques, IEEE Transactions on , vol.54, no.11, pp.3828-3835, Nov. 2006