本論文是設計應用於心電圖(electrocardiogram)的交換式電容帶通濾波器。從人體擷取到的心電訊號，必須先經由儀器放大器放大，再經過帶通濾波器將雜訊濾除，只擷取需要的頻寬範圍，其中帶通濾波器是由高通濾波器和低通濾波器組成。正常人的心臟跳動大約一分鐘60~100次，設計帶通濾波器的中心頻率為2.2Hz，其高通濾波器的3dB極點為0.05Hz，目的在濾除電路裡的直流偏移和直流漂移等低頻雜訊，避免造成後級電路飽和。再串接多級低通濾波器，有效並快速的濾除高頻雜訊，其3dB極點為100Hz，低頻增益為十倍，放大訊號以便觀察。
　　又因為濾波器所需要的頻段非常低頻，電路設計中的電阻電容值勢必非常大，且電阻的製程誤差大，採用交換式電容的技術取代原有的電阻，使原本需要幾十MEGΩ到幾百MEGΩ的電阻，只需要幾pF的電容即可達成，不僅降低面積的需求，且濾波器的轉換函數變成電容的比例，layout佈局更可以達到縮小誤差。
最後，採用電容放大器(Capacitance Multiplier)的技術。利用運算放大器的虛短路和相同尺寸相同阻抗的反相器等特性，組成比起通過原尺寸的電容還有大數倍電流的電路方塊，應用這種概念組成的電流放大器(Current Multiplier Cell)，串聯數個電路方塊，就可以將電容放大到很高的倍數，本論文設計了放大一萬倍的電容。

In this thesis a switched-capacitor band-pass filter was designed for the application of electrocardiogram (ECG). The ECG signal had been acquired from the body. First of all, the signal was gained by using instrument amplifier. Then, noise and unwanted signal was filtered out by using band-pass filter, which was consisted of high-pass filter series with low-pass filters. High-pass filter, which cutoff frequency was at 0.05Hz and filtered out the dc bias and dc offset to avoid circuit working in saturation region. Then, two stages of low-pass filters filtered out noise at high frequency effectively, which cutoff frequency were at 100Hz and had a gain of nine for observing easily.
Due to the ultra low frequency specific, large resistances and capacitances were needed. Therefore the technique of switched-capacitor equivalent to resistance was designed. This design of switched-capacitor made the system only need a few pF of the capacitance could achieve the specification in place of large resistances, not only saved the areas, but also transferred the function to a ratio of capacitances, and it also made less error of production.
Due to the large capacitances were designed, the technique of capacitance multiplier was adopted too, capacitance multiplier was consisted of series many stages of current multiplier cells (CMC). CMC was composed of operational amplifiers which input pairs were virtual ground and inverters which used the same size for the same impendence, the current would be multiplied and the capacitance would also be multiplied. In the thesis ten thousands of capacitances was designed.

[1] DailyCare BioMedical Inc “http://www.dcbiomed.com/material/ECG3CH.pdf”.
[2] Xiyao Zhang, “A Design of ECG Amplifier ECE 525 Project #1”, 2003.
[3] Rolf Schaumann and Mac E. Van Valkenburg, “Design of Analoag Filters” p161~p170,p466~p474,chapter 17, 2001.
[4] Tedeschi, Frank P, “The active filter handbook”, chapter 5&6, 1979.
[5] Randall L. Geiger, Phillip E. Allen & Noel R. Strader, “VLSI design techniques for analog and digital citcuits”, chapter 5&8, 1990.
[6] Razavi, “Design of Analog CMOS Integrated Circuits”, chapter 12, 2001.
[7] Phillip E. Allen &Douglas R. Holberg “CMOS Analog Circuit Design”, chap 4&9, 2002.
[8] P.K. Chan ,L. S. Ng, K.T. Lau, “Designing CMOS folded-cascode operational amplifier with flicker noise minimization”, ELSEVIER, 2000.
[9] Low-Frequency Noise Considerations for MOS Amplifiers Design, IEEE, by JANE-CLAUDE BERTAILS, 1979.
[10] F. Fiori, P. S. Crovetti, “Compact temperature-compensated CMOS current reference”, IEEE, 2003.
[11] R. Jacob Baker, “CMOS Circuit Design, Layout, and Simulation”, IEEE, chap 19.2, 2008.
[12] Rolf Unbehauen & Andrzej Cichocki, “MOS Switched-Capacitor and Continuous-Time Integrated Circuits and Systems”, 1980.
[13] I. C. Hwang, “Area-efficient and self-biased capacitor multiplier for on-chip loop filter”, IEEE, 2006.
[14] 作者: 李 丹;许 刚;夏路航, 捷顶微电子（上海）有限公司, “http://www.hellochem.com/patentfm/pt104/1036004_BD41A.htm”, 專利公告號: CN101047365, 2007.10.03.
[15] Hala Y. Darweesh, Yaser A. Khalaf, Fathi A. Farag, “Fully Integrated Active Filter Design for Ultra Low Frequency Application”, IEEE, 2007.
[16] Hala Y. Darweesh, Yaser A. Khalaf, Fathi A. Farag, “New Active Capacitance Multiplier For Low Cutoff Frequency Filter Design”, IEEE, 2007.