由於科技的發展及使用者的需求，電子封裝元件由傳統的單顆晶片演進到多顆晶片堆疊，即稱為三維晶片封裝，此封裝結構主要優點在體積小及能有較短的電訊延遲，因此被廣泛運用於手持式的電子產品之中。而手持式的電子產品也因為其可攜帶性的特質而常有掉落的情形發生，且掉落情形若是發生在使用過程中其封裝結構的操作溫度會高於室溫，尤其對三維封裝結構更是明顯，因此本研究除了著重可靠度的探討外，考慮溫度效應尤其以溫度超過材料的玻璃轉換溫度對掉落可靠度的影響進行探討。
近年來測試板層級的掉落測試被廣泛用於評估封裝結構受掉落撞擊的可靠度，同時模擬的部分則是以Input-G方法來進行掉落動態行為的分析。為了探討玻璃轉換溫度效應的影響，本研究利用一簡化有限單元的模型進行溫度負載由25℃升至90℃的熱應力分析，結果顯示若膠材考慮溫度超過玻璃轉換溫度後較大的熱膨脹係數，則有用底膠的結構反而比無底膠結構的可靠度還差。本研究利用LS-DYNA 3D進行隱式-顯式連續求解，探討溫度效應對掉落撞擊下錫球破壞機制的影響，並利用文獻實驗進行驗證。建立另一無底膠之真實三維晶片整合有限元素模型，並利用壽命預估模型與累積損傷理論，進行壽命預估。探討當環境溫度超過玻璃轉換溫度後對熱應力分析及掉落行為之影響。

Due to the development of technology and the users demand, electronic packaging has been evolved from the traditional single chip package to a multi-chip package, i.e., three-dimensional integrated circuit package. The main advantages of three-dimensional integrated circuit package are small size and lower signal delay, thus it has been broadly used in mobile electronic device. Mobile electronic devices are prone to be dropped because of the portable characteristic. During drop impact, the temperature inside the packages is higher than ambient temperature especially for three-dimensional package. The reacher focused on the drop reliability considering glass transition temperature effect.
Nowadays board level drop test is widely used for estimating the reliability of packaging subject to impact. A simulation with Input-G method was adopted to analyze the dynamic behavior of packaging. To analyze the effect of glass transition temperature, a simplified finite element model was constructed and subjected to a temperature loading from 25℃ to 90℃ for thermal stress analysis. The result showed that the reliability of structure with underfill might be worse than that without underfill when the temperature loading is higher than the glass transition temperature, meanwhile the CTE of underfill is too large. To Investigate temperature effect on the failure mode of solder joints during drop impact, the study perform an implicit-to-explicit sequential solution by LS-DYNA 3D and validated with experiment from literature. Finite element model without underfill was established based on real 3D IC integration package to predict the drop life through life prediction model and cumulative damage theory. To investigate the effect on thermal stress analysis and the behavior of drop impact while ambient temperature exceeding glass transition temperature.

[1] J. H. Lau, “TSV Manufacturing Yield and Hidden Costs for 3D IC Integration,” IEEE 60th Electronic Component and Technology Conference, pp.1031-1042, Las Vegas, NV, USA, June 1-4, 2010
[2] E. J. Cheng, Y. L. Shen, “Thermal Expansion Behavior of Through-Silicon-Via Structures in Three Dimensional Microelectronic Package,” Microelectronic Reliability, vol. 52, Issue 3, pp 534-540, 2012
[3] C. T. Kuo, M. C. Yip, K. N. Chiang, “Time and Temperature-dependent Mechanical Behavior of Underfill Materials in Electronic Packaging Application,” Microelectronic Reliability, vol. 1, Issue 4, pp. 473-483, 2004
[4] JEDEC Solid State Technology Association, JESD22-B110A: Subassembly Mechanical Shock, 2004.
[5] JEDEC Solid State Technology Association, JESD22-B111: Board Level Drop Test Method of Component for Handheld Electronics Products, 2003.
[6] Seugbae Park, Chirag Shah, Jae Kwak, Changsoo Jang and James Pitarresi, “Experimental Assessment of Boundary Condition For JEDEC Drop Test,” SEM Annual Conference and Exposition on Experimental and Applied Mechanics 2007, vol. 3, pp. 1564-1569, Springfield, MA, USA, June 3-6, 2007
[7] J. E. Luan, Tong Yan Tee, Eric Pek, Chwee Teck Lim, Zhaowei Zhong, and Jiang Zhou, “Advance Numerical and Experimental Techniques for Analysis of Dynamic Responses and Solder Joint Reliability During Drop Impact,” IEEE Transactions on Components and Packaging Technologies, vol. 29, Issue 3, pp. 449-456, 2006
[8] D. Y. R. Chong, F.X. Che, John H.L. Pang, Kellin Ng, Jane Y.N. Tan and Patrick T.H. Low, “Drop Impact Reliability Testing for Lead-Free and Lead-Based Soldered IC Packages,” Microelectronics Reliability, vol. 46, Issue 7, pp. 1160-1171, 2006
[9] Y. S. Lai, P. F. Yang, and C. L. Yeh, "Experimental Studies of Board-Level Reliability of Chip-Scale Packages Subjected to JEDEC Drop Test Condition," Microelectronics Reliability, vol. 46, Issue 2-4, pp. 645-650, 2006.
[10] C. Y. Chou, C. J. Huang, M. Sano and K. N. Chiang, “Metal Trace Impact Life Prediction Model for Stress-Buffer-Enhanced Package,” European Microelectronics and Packaging Conference, pp. 280-285, New York, USA, Jun 16-18, 2009.
[11] C. Y. Chou, T. Y. Hung, C. J. Huang and K. N. Chiang, “Development of Empirical Equations for Metal Trace Failure Prediction of Wafer Level Package Under Board Level Drop Test,” Microelectronics Reliability, vol. 33, Issue 3, pp. 681-689, 2010.
[12] S. W. Yoon, D. Witarsa, S. Y. L. Lim, V. Ganesh, Akella G. K. Viswanath, Tai Chong Chai, Khan O Navas and Vaidyanathan Kripesh, "Reliability studies of a through via silicon stacked module for 3D microsystem packaging," 56th Electronic Components & Technology Conference (ECTC 2006), pp. 1449-1453, San Diego, CA, USA, May 30-June 2, 2006.
[13] Z. H. Chen, X. F. Wang, Yong Liu, Sheng Liu, "Drop test simulation of 3D stacked-die packaging with Input-G finite element method," 11th International Conference on Electronic Packaging Technology & High Density Packaging (ICEPT-HDP 2010), pp. 742-746, Piscataway, NJ, USA, 2010.
[14] N. Khan, Vempati Srinivasa Rao, Samuel Lim, Ho Soon We, Vincent Lee, Xiaowu Zhang, E. B. Liao, Ranganathan Nagarajan, T. C. Chai, V. Kripesh, and John H. Lau, "Development of 3-D Silicon Module With TSV for System in Packaging," IEEE Transactions on Components and Packaging Technologies, vol. 33, Issue 1. pp. 3-9, 2010.
[15] J. Li, T.T Mattila, H. Xu, M. Paulasto, “FEM Simulations for Reliability Assessment of Component Boards Drop Test at Various Temperatures,” Simulation Modelling Practice and Theory, vol.18, Issue 9, pp.1355-1364, 2010
[16] T.T. Mattila, P. K. M, “Toward Comprehensive Reliability Assessment of Electronics by a Combined Loading Approach,” Microelectronic Reliability, vol. 51, Issue 6, pp.1077-1091, 2011
[17] Y. Y. Zhu and S. Cescotto, "Unified and Mixed Formulation of the 8-Node Hexahedral Elements by Assumed Strain Method," Computer Methods in Applied Mechanics and Engineering, vol. 129, Issue 1-2 pp. 177-209, 1996.
[18] J. O. Hallquist, “LS-DYNA Theoretical Manual, v970,”Livermore Software Technology Corporation. California, 1998.
[19] A. Palmgren, “Endurance of Ball Bearing” Z. Ver. Deuts. Ing., Vol. 68, pp. 339-341, 1924
[20] M. A, Miner, “Cummulative Damage in Fatigue,” Trans. ASME, Vol. 67, pp. 159-164, 1945
[21] Y. S. Lai, P. C. Yang, and C. L. Yeh, "Effects of Different Drop Test Conditions on Board-Level Reliability of Chip-Scale Packages," Microelectronics Reliability, vol. 48, Issue 2 , pp. 274-281, 2008.
[22] Tzu-Ying Kuo, Shu-Ming Chang, Ying-Ching Shih, Chia-Wen Chiang, Chao-Kai Hsu, Ching Kuan Lee, Chun-Te Lin, Yu-Hua Chen and Wei-Chung Lo, "Reliability Tests for a Three Dimensional Chip Stacking Structure with Through Silicon Via Connections and Low Cost," 58th Electronic Components & Technology Conference (ECTC 2008), pp. 853-858, Lake Buena Vista, FL, USA, May 27-30, 2008.
[23] C. J. Wu, M.C. Hsieh, C.C. Chiu, M.C. Yew, K.N. Chiang, “Interfacial Delamination Investigation between Copper Bumps in 3D Chip Stacking Package by Using the Modified Virtual Crack Closure Technique,” Microelectronic Engineering, vol. 88, Issue 5, pp.739-744, 2011
[24] P. Hedge, D. Whalley, and V.V. Silberschmidt, “Creep Analysis of a Lead-free Surface Mount Device,” International Conference on Thermal, Mechanical and Multi-Physics Simulation Experiments in Microelectronics and Micro-Systems, EuroSime, pp. 1-7, London, UK, April 16-18, 2007.
[25] H. B. Shi, T. Ueda, “Mitigation of Thermal Fatigue Failure in Fully Underfilled Lead-free Array-based Package Assemblies Using Partial Underfills,” IEEE 13th Electronics Packaging Technology Conference, PP.542-547, Piscataway, NJ, USA, Dec 7-9, 2011.
[26] J. Y. Lee, Tae-Kyung Hwang, Jin-Young Kim, Min Yoo, Eun-Sook Sohn and Ji-Young Chung, “Study on The Board Level Reliability Test of Package on Package(PoP) with 2nd Level Underfill,” IEEE Electronic Components and Technology Conference, pp. 1905-1910, Reno, NV, USA, May 29-June 1, 2007.
[27] M. Y. Tsai, Y. C. Chen, and S. W. Ricky Lee, “Correlation Between Measurement and Simulation of Thermal Warpage in PBGA With Consideration of Molding Compound Residual Strain,” IEEE Transactions on components and package technologies, vol. 31, Issue 3, pp. 683-690, 2008.
[28] Pradosh Guruprasad and James Pitarresi, “Effect of Temperature on Transition in Failure Modes for High Speed Impact Test of Solder Joint and Comparison with Board Level Drop Test” Electronic Components and Technology Conference, pp.908-915, Las Vegas, NV, United states,2010.
[29] T.T Mattila, Jue Li, J.K Kivilahti, “On the Effects of Temperature on The Drop Reliability of Electronic Component Boards,” Microelectronics reliability, vol. 52, Issue 1, pp 165-179, 2012.
[30] Yuan Lin Tzeng, Nicholas Kao, Eason Chen, Jeng Yuan Lai, Yu Po Wang and C.S. Hsiao “Warpage and Stress Characteristic Analysis on Package-on-Package(PoP) Structure,” Electronics Packaging Technology Conference, Singapore, Dec. 10-12 , 2007.
[31] Ming-Yi Tsai, Yu-C. Chen, and S. W. Ricky Lee, “Correlation Between Measurement and Simulation of Thermal Warpage in PBGA With Consideration of Molding Compound Residual Strain " IEEE Transactions on Component and Packaging Technology, Vol. 31, September,pp 683-690, 2008.
[32] Kornain, Z.; Jalar, A.;Amin, N, R. Rasid and C. S. Foong "Comparative Study of Different Underfill Material on Flip Chip Ceramic Ball Grid Array Based on Accelerated Thermal Cycling," American Journal of Engineering and Applied Sciences, Vol.3, Issue 5, pp. 83-89, USA, 2010.
[33] J. K. Lin, A. De Silva, D. Frear, Y. F. Guo, S. Hayes, J. W. Jang, L. Li, D. Mitchell, B. Yeung, and C. Zhang, "Characterization of Lead-Free Solders and Under Bump Metallurgies for Flip-Chip Package," IEEE Transactions on Electronics Packaging Manufacturing, vol. 25, pp. 300-307, 2002.
[34] Kuo-Shu Kao, Sheng-Tsai Wu, Yin-Po Hung, Tao-Chih Chang, Ren-Shin Cheng, and Tai-Hong Chen, “Application of Numerical Analysis to The Reliability Assessment of A Novel Package on Package (PoP) Structure for Memory Stacking” International Microsystems, Packaging, Assembly and Circuits Technology Conference (IMPACT 2010), pp. 4, Piscataway, NJ, USA, 2010
[35] ITING TSAI, ENBOA WU, S.F. YEN, and T.H. CHUANG, “Mechanical Properties of Intermetallic Compounds on Lead-Free Solder by Moire’ Techniques,” Journal of Electronic Materials, vol. 35, Issue 5, pp. 1059-1066, 2006.
[36] J. K. Lin, A. De Silva, D. Frear, Y. F. Guo, S. Hayes, J. W. Jang, L. Li, D. Mitchell, B. Yeung, and C. Zhang, "Characterization of Lead-Free Solders and Under Bump Metallurgies for Flip-Chip Package," IEEE Transactions on Electronics Packaging Manufacturing, vol. 25, pp. 300-307, 2002.
[37] 江國寧，微電子系統封裝基礎理論與應用技術，滄海書局，2006.
[38] Ming-Chih Yew, Chung-Jung Wu, Ching-Shun Huang, Mars Tsai, Dyi-Chung Hu Wen-Kung Yang, and Kuo-Ning Chiang, “Trace Line Failure Analysis and Characterization of the Panel Base Package Technology With Fan-out Capability,” Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems, pp.862-869, Orlando, FL, USA, 2008.
[39] C. Andersson, Z. Lai, J. Liu, H. Jiang, and Y. Yu, “Comparison of Isothermal Mechanical Fatigue Properties of Lead-Free Solder Joints and Bulk Solders,” Materials Science and Engineering A, vol. 394, pp. 20-27, 2005.
[40] K. O. Lee, JIN YU, T.S. PARK, and S.B. LEE “Low-Cycle Fatigue Characteristics of Sn-Based Solder Joints,” Journal of Electronic Materials, vol. 33, no. 4, pp. 249-257, 2004.
[41] C. Kanchanomai, Yukio Miyashita, Yoshiharu Mutoh, “Low-Cycle Fatigue Behavior of Sn-Ag, Sn-Ag-Cu, and Sn-Ag-Cu-Bi Lead-Free Solders,” Journal of Electronic Materials, vol. 31, no. 5, pp. 456-465, 2002.
[42] I. Paul, B. Majeed, K. M. Razeeb, and J. Barton, "Statistical Fracture Modelling of Silicon with Varying Thickness," Acta Materialia, vol. 54, pp. 3991-4000, 2006.
[43] A. A. Wereszczak, A. S. Barnes, K. Breder, and S. Binapal, "Probabilistic Strength of {111} N-Type Silicon," Journal of Materials Science-Materials in Electronics, vol. 11, pp. 291-303,2000.
[44] Smith, J. O., “The Effect of Range of Stress on the Fatigue Strength of Metals,” Bulletin No. 334, University of Illinois, Engineering Experiment Station, Urbana, IL, Feb. 1942. See also Bulletin No. 316, Sept. 1939.