使用Quiet-Bitline架構所設計的低功率靜態隨機存取記憶體

簡易檢索 / 詳目顯示

回結果列表

研究生：	鄭世保 Shin-Pao Cheng
論文名稱：	使用Quiet-Bitline架構所設計的低功率靜態隨機存取記憶體 A Low-Power SRAM Design Using Quiet-Bitline Architecture
指導教授：	黃錫瑜 Shi-Yu Huang
口試委員:
學位類別：	碩士 Master
系所名稱：	電機資訊學院 - 電機工程學系 Department of Electrical Engineering
論文出版年：	2007
畢業學年度：	95
語文別：	英文
論文頁數：	50
中文關鍵詞：	SRAM 、Quiet-Bitline 、Latch type 、Dynamic decoder 、Pulse wordline 、Static noise margin
相關次數：	點閱：1 下載：0
分享至:	分享至facebook 分享至twitter

查詢本校圖書館目錄查詢臺灣博碩士論文知識加值系統勘誤回報

本篇論文在於使用Quiet-Bitline的架構來設計一個低功率的靜態隨機存取記憶。其包含了兩個主要的技術：第一，在做寫入動作時，我們使用單邊驅動，單邊處於浮接的方法，來減少多餘的電荷被注入到位元線上。並加上使用pulse wordline 的方式，來減少wordline 打開的時間以減少功率消耗。第二，在做讀取動作時，傳統SRAM會先使用預先充電電晶體將位元線充電到VDD，但我們使用關閉預先充電電晶體的方法，其目的在於讓全部的位元線能儘可能的維持在低電壓的情況，如此，可節省對位元線充電所消耗的功率。但將位元線的電壓準位維持在低電壓的話，可能會有static noise margin(SNM)的問題。因此，我們的規格是訂在SNM=0.3V 左右。用HSPICE 來模擬1K-bit Quiet-Bitline 靜態隨機存取記憶的功率消耗的結果，可發現其功率消耗可比傳統靜態隨機存取記憶體節省約76%左右。但付出的代價是, 其Access time會比傳統靜態隨機存取記憶體稍慢一些。本晶片有經由國家晶片設計中心(CIC)下線到台積電。並使用台積電 0.18um 1P6M 製程。由量測儀器所量到的數據和模擬頗為類似，足可證明Quiet-Bitline SRAM 確實可達到low power 的效果，並且能夠正常的動作。

This thesis presents a low-power SRAM design with Quiet-Bitline architecture by incorporating two major techniques. Firstly, we use a one-side driving scheme for the write operation to prevent the excessive full-swing charging on the bitlines. Secondly, we use a precharge-free pulling scheme for the read operation so as to keep all bitlines at low voltages at all times. HSPICE simulation on a 1K-bit SRAM macro shows that such architecture can lead to a significant 76% power reduction over a self-designed baseline low-power SRAM macro.

Contents
Abstract………………………………………………………………01
Contents………………………………………………………………04
List of Figures……………………………………………………06
List of Tables………………………………………………………08
Chapter 1 Introduction……………………………………………09
1.1 Motivation………………………………………………………09
1.2 Idea of our Quiet-Bitline SRAM……………………………10
1.3 Thesis organization…………………………………………11
Chapter 2 The concept of conventional SRAM…………………12
2.1 Basic column structure………………………………………12
2.2 The 6-T SRAM cell……………………………………………13
2.3 Basic read operation of conventional SRAM……………14
2.4 Basic write operation of conventional SRAM……………17
2.5 The strategies of reduce power consumption in conventional SRAM…………………………………………………19
2.6 Divided wordline technique…………………………………20
2.7 Pulsed wordline technique…………………………………21
Chapter 3 A 1K-bit Quiet-Bitline SRAM circuit design……23
3.1 Introduction……………………………………………………23
3.2 Overall strategy………………………………………………24
3.3 Read operation of Quiet-Bitline SRAM……………………25
3.4 Write operation of Quiet-Bitline SRAM…………………28
3.5 Worst–Case scenarios………………………………………30
3.6 Dynamic decoder………………………………………………31
3.7 Latch-type sense amplifier…………………………………33
3.8 Analysis of static noise margin…………………………35
Chapter 4 Implementation and experiment results…………37
4.1 The features in this SRAM…………………………………37
4.2 The implementation of 1K-bit Quiet-Bitline SRAM……38
4.3 The experiment results of 1K-bit Quiet-Bitline SRAM…40
Chapter 5 Conclusion………………………………………………46
Reference……………………………………………………………47

List of Figures
Fig.2-1: One column circuit of SRAM……………………………12
Fig.2-2: The 6-T SRAM cell………………………………………14
Fig.2-3: Bitline discharging for the read operation………16
Fig.2-4: The relative waveforms for the bitline discharge………………………………………………………………17
Fig.2-5: Bitline charging and discharging for the write operation………………………………………………………………19
Fig.2-6: Key signal waveforms of write operation…………19
Fig.2-7: Divided wordline structure……………………………21
Fig.2-8: Pulse wordline circuit…………………………………22
Fig.2-9: A pulse wordline generator and its output………22
Fig.3-1: The block diagram of 1K-bit Quiet-Bitline SRAM…23
Fig.3-2: The read circuit of Quiet-Bitline SRAM……………………………………………………………………27
Fig.3-3: Quiet-Bitline SRAM read operation waveforms……27
Fig.3-4: Quiet-Bitline SRAM write architecture and waveforms………………………………………………………………29
Fig.3-5: Effects of 15 consecutive write ‘1’ operations on bitline……………………………………………………………31
Fig.3-6: The schematic of dynamic decoder……………………32
Fig.3-7: The waveforms of dynamic decoder……………………33
Fig.3-8: The schematic of latch type sense amplifier……34
Fig.3-9: The waveforms of latch type sense amplifier………………………………………………………………35
Fig.3-10: Illustration of static noise model………………36
Fig.3-11: SNR of an SRAM cell……………………………………36
Fig.4-1: The layout of 1K-bit SRAM……………………………38
Fig.4-2: The die photo of chip…………………………………39
Fig.4-3: The simulation waveforms of 1K-bit Quiet-Bitline SRAM……………………………………………………………………41
Fig.4-4: The waveforms in CIC tester…………………………42
Fig.4-5: The simulation waveforms with -20% VDD……………43
Fig.4-6: Data output in differential corner test…………44

List of Tables
Table.3-1: Logic table of write operation……………………30
Table.4-1: Characteristic table…………………………………39
Table.4-2: Pin function of 1K-bit Quiet-Bitline SRAM……40
Table.4-3: Comparisons of conventional SRAM and Quiet-bitline SRAM…………………………………………………………45
Table.4-4: Comparisons of real chip and simulation results …………………………………………………………………………45

                                

[1] Ding-Ming Kwai, “Review of 6T SRAM Cell,” Intellectual Property Library Company, June 3, 2005.
[2] R. E. Aly, M. A. Bayoumi, and M. Elgamel “Dual sense amplified bit lines (DSABL) architecture for low-power SRAM design” Proc. ISCAS. IEEE. Int. Conf. Circuits and Systems, pp. 1650-1653, May 2005.
[3] H. C. Chow, and S. H. Chang, “High performance sense amplifier circuit for low power SRAM applications” Proc. ISCAS. Int. Conf. Circuits and Systems, vol. 2, pp. 741-744, May 2004.
[4] C. C. Wang, T.-H. Chen, and R. Hu, “A 4-Kb 667MHz CMOS SRAM using dynamic threshold voltage wordline transistor,” in Proc. Southwest Symp. on Mixed-Signal Design, pp. 90-93, 2003.
[5] Singh, Shobha, Azmi, Shamsi, Agrawal, Nutan, Phani, Penaka, and Rout, Ansuman, “Architecture and Design of a High Performance SRAM for SOC Design”, Proceedings of the 15th International Conference on VLSI Design, pp. 447-451, 2002.
[6] Tegze P. Haraszti, “CMOS MEMORY CIRCUITS,” Kluwer Academic Publishers, pp 85-273, 2002.
[7] Sung-Mo Kang and Yusuf Leblebigi, “CMOS Digital Integrated circuits analysis and design,” McGra-Hill companies, pp 351-450, February 2002.
[8] L. Benini, G. De Micheli, and E. Macii, “Designing Low-Power Circuits: Practical Recipes,” IEEE Circuits and Systems Magazine, Vol. 1, No. 1, pp. 6-25, 2001.
[9] J.-S. Wang, W. Tseng, and H.-Y. Li, “Low-Power Embedded SRAM with the Current-Mode Write Technique,” IEEE Journal of Solid-State Circuits, Vol. 35, No. 1, pp. 119-124, Jan. 2000.
[10] M. Margala, “Low-Power SRAM Circuit Design,” Proc. of IEEE Int’l Workshop on Memory Technology Design and Testing, pp. 115-122, August 1999.
[11] H. Morimura and N. Shibata, “A Step-Down Boosted Wordline Scheme for 1-V Battery Operated Fast SRAMs,” IEEE Journal of Solid-State Circuits, Vol. 33, No. 8, pp. 1220-1227, August 1998.
[12] J. S. Caravella, "A 0.9V, 4K SRAM for Embedded Applications," in Proc. of CICC, pp.119-122, May 1996.
[13] K. Itoh et. al., "Trends in Low-Power RAM Circuit Technologies", Proc. of the IEEE, pp.524-543, April 1995.
[14] M. Ukita et. al., "A Single Bitline Cross-Point Cell Activation (SCPA) Architecture for Ultra Low Power SRAM," in ISSCC Digest of Technical Papers, pp.252-253, February 1994.
[15] Akinori Sekiyama, Teruo Seki, Shinji Nagai, Akihiro Iwase, Noriyuki Suzuki, and Masato Hayasaka, “A 1-V operating 256-kb Full-CMOS SRAM,” IEEE Journal of Solid-State Circuits, Vol. 27, No. 5, May 1992.
[16] Evert Seevinck, Senior member, IEEE, Frans J.List, and Jan Lohstroh, member, IEEE, “Static-Noise Margin Analysis of MOS SRAN Cells,” IEEE Journal of Solid-State Circuits, Vol. SC-22, NO.5, October 1987.
[17] Masahiko Yoshimoto, Kenji Anami, Hirofumi Shinohara, Tsutomu Yoshihara, Hiroshi Takagi, Shigeo Nagao, Shinpei Kayano, and Takao Nakano, “A Divided Word-Line Structure in the Static RAM and Its Application to a 64K Full CMOS RAM,” IEEE Journal of Solid-State Circuits, Vol. SC-18, No. 5, October 1983.
[18] Tsuguo Kobayashi, Kazutake Nogami, Tsukasa Shirotori, Yukihiro Fujimoto, and Osamu Watanabe, “A current-mode Latch Sense Amplifier and a Static Power Saving Input Buffer for Low-power Architecture,” Semiconductor Device Engineering Laboratory, Toshiba Corp., Toshiba Microelectronics Corp., 1 Komukai Toshiba-cho, Saiwai-ku, Kawasaki 210, Japan.
[19] 郭明璋, “以0.18um CMOS積體電路設計250MHz 4Kb 靜態隨機存取記憶體, ”碩士論文, 國立台灣大學, 電子工程研究所, July, 2003.
[20] 張書賢,“靜態隨機存取記憶體感測放大器之分析與研究,” 碩士論文, 長庚大學, 半導體科技研究所, July, 2002.
[21] 曾文彥, “Low-Power Current-Mode Synchronous SRAM,” 碩士論文, 國立中正大學, 電機工程研究所, July.1997.

全文公開日期本全文未授權公開 (校內網路)
全文公開日期本全文未授權公開 (校外網路)
全文公開日期本全文未授權公開 (國家圖書館：臺灣博碩士論文系統)

簡易檢索 / 詳目顯示

相關論文