考慮單元最大負載電容的繞線提升技術的2.5D積體電路拆分製造上的雙重安全防禦方法

簡易檢索 / 詳目顯示

回結果列表

研究生：	金峻暘 Jin, Jun-Yang.
論文名稱：	考慮單元最大負載電容的繞線提升技術的2.5D積體電路拆分製造上的雙重安全防禦方法 A Doubly Secure Defense Approach on 2.5D IC Split Manufacturing considering Cell Max Load Capacitance and Wire Lifting Technique
指導教授：	麥偉基 Mak, Wai-Kei
口試委員:	王廷基 Wang, Ting-Chi 陳宏明 Chen, Hung-Ming
學位類別：	碩士 Master
系所名稱：	電機資訊學院 - 資訊工程學系 Computer Science
論文出版年：	2021
畢業學年度：	109
語文別：	英文
論文頁數：	29
中文關鍵詞：	最大負載電容、拆分製造、繞線提升技術
外文關鍵詞：	max load capacitance, split manufacturing, wire lifting
相關次數：	點閱：2 下載：0
分享至:	分享至facebook 分享至twitter

查詢本校圖書館目錄查詢臺灣博碩士論文知識加值系統勘誤回報

2.5D IC 的分離製造代表著前端與後端分別在不同的晶圓廠做製造以防止智財權遭到竊取。我們知道在不信任晶圓廠的攻擊者會嘗試去利用自己手上的前段元件來猜測並且攻擊那些後端的繞線。在以往攻擊2.5D IC的方法中，ML base proximity attack 收集了許多不同的特徵且運用機器學習的方法來幫助攻擊者提高恢復的準確率。在此篇論文中，我們首先在舊有的ML-based attack 加上一些新的特徵來改善攻擊的準確率。在所有測試資料中，我們得到平均3.11\% 的改善幅度。再來，我們提出了一個方法來防禦這個改善過後的ML-based attack。受到\cite{concerted wire lifting}的啟發，我們提出一個wire lifting的方法，而且使用該論文中的所提出之elevating cells來幫助我們達到wire lifting的效果。首先，我們對每個inter-die via所連接的cell計算出一個lift score。再來，根據lift score的高低進行排序，取出1\%的cell且將其所有的訊號線都lift到後端去。在實驗結果中顯示出，我們的方法相較於沒有套用任何方法可以平均降低10\%的攻擊準確率。

The split manufacturing of 2.5D IC delegates the front-end-of-line (FEOL) and back-end-of-line (BEOL) parts to different foundries to prevent IP piracy. We know that attackers in untrusted foundries will attempt to guess the missing connections by its FEOL layout. The state-of-the-art attack method against split manufacturing of 2.5D IC is an ML-based proximity attack. The attack collects various features and uses machine learning to help attackers achieve a higher recovery rate. In this work, we first added some new features to improve the existing ML-based attack \cite{analysis split manufacturing}. We got a 3.11\% accuracy improvement on average among all test cases. Next, we proposed a method to defend against the improved ML-based attack. Inspired by \cite{concerted wire lifting}, we proposed a wire lifting method and applied elevating cells to achieve the wire lifting effect. First, we calculate a lift score for each inter-die sink via's corresponding cell, we called it a candidate cell. Then sort all of them according to their lift scores. Finally, each test case will lift all signal wires of a fixed amount of the sorted candidate cells to BEOL. The experimental results show that our method can decrease the attack accuracy by 10\% for each case compared to the baseline.

誌謝 ii
摘要 iii
Abstract iv
Contents v
List of Figures vii
List of Tables viii
Introduction 1
1 Hardware Security in advanced technology node 1
2 Related Works 2
3 Motivation and Contribution  3
4 Organization  5
Preliminaries 6
1 2.5D IC architecture  6
2 Generate Unprotected layout  7
2.1 Partition  7
2.2 Preprocessing  7
2.3 Split circuit and signal assignment  8
2.4 Placement and routing  8
3 Problem formulation  8
Machine Learning Framework 10
1 Feature Extraction and New Features  11
1.1 Feature extraction  11
1.2 Observation of new features 12
2 Generate Samples and Training and Testing stage  13
Wire Lifting Framework 16
1 Strategy for wire lifting  17
1.1 Construct Manhattan Circle  18
1.2 Calculate candidate cell lift score  18
1.3 Lift candidate cell nets  18
2 Insert Elevating Cells  19
2.1 Design for Elevating Cells  19
2.2 Insert Elevating Cells Flow 19
2.3 Chapter Conclusion 21
Experimental Results 22
1 Experimental Setup  22
2 Comprehensive comparison between new added features  23
3 Comparison our wire lifting method with baseline test case  25
Conclusion 27
Reference 28

                                

[1]B. Zhang, J. C. Magaña and A. Davoodi, ”Analysis of Security of Split Manufacturingusing Machine Learning”, in Proc. 2018 IEEE Design Automation Conference (DAC), pp.1-6, 2018.
[2]S. Patnaik, J. Knechtel, M. Ashraf, O, Sinanoglu, ”Concerted Wire Lifting: Enabling Secureand Cost-Effective Split Manufacturing”, in Asia and South Pacific Design AutomationConference (ASP-DAC), pages 254-255, 2018
[3]Innovus Implementation System 17.1 of Cadence Design Systems, Inc.
[4]R.Jarvis and M.G. McIntyre, ”Split Manufacturing Method for Advanced SemiconductorCircuits”, US Patent no.7195931, 2004.[5]Intel, ”Intel® Stratix® 10 MX Devices Solve the Memory Bandwidth Challenge”, [Online]www.altera.com/content/dam/altera-www/global/enUS/pdfs/literature/wp/wp-01264-stratix10mx-devices-solve-memory-bandwidth-challenge.pdf.
[6]Rajendran, O. Sinanoglu, and R. Karri,“Is Split Manufacturing Secure?”, in Proc. Design,Automation, and Test in Europe, pp.1259-1264, 2013.
[7]Y. Wang, P. Chen, J. Hu, and J. Radendran, ”The Cat and the Mouse in Split Manufac-turing”, in Proc. Design Automation Conference, 2016.
[8]J. Magaña, Daohang Shi and A. Davoodi, ”Are proximity attacks a threat to the securityof split manufacturing of integrated circuits?”, in Proc. International Conf. on Computer-Aided Design, pp. 1-7, 2016.
[9]Y. Wang, P. Chen, J. Hu and J. J. V. Rajendran, ”Routing perturbation for enhanced secu-rity in split manufacturing”, in Proc. Asia and South Pacific Design Automation Conference(ASP-DAC), pp. 605-610, 2017.
[10]H. Li et al., ”Attacking Split Manufacturing from a Deep Learning Perspective”, in Proc.Design Automation Conference (DAC), pp. 1-6, 2019.
[11]NanGate, Inc. NanGate 45nm Open Cell Library. [Online] http://www.si2.org/open-cell-library/.
[12]hMetis Hypergraph Circuit Partitioning, [Online] http://glaros.dt-c.umn.edu/gkhome/metis/hmetis/download28
[13]E. Frank, M. A. Hall, and I. H. Witten. The WEKA Workbench. Online Appendix for“Data Mining: Practical Machine Learning Tools and Techniques”. Morgan Kaufmann,Fourth Edition, 2016.
[14]M. Kim, J. Hu, J. Li and N. Viswanathan, ”ICCAD-2015 CAD contest in incrementaltiming-driven placement and benchmark suite”, 2015 IEEE/ACM International Conferenceon Computer-Aided Design (ICCAD), 2015, pp. 921-926.

簡易檢索 / 詳目顯示

相關論文