簡易檢索 / 詳目顯示
| 研究生： |
陳煒智 Chen, Wei-Chih |
|---|---|
| 論文名稱： |
利用多核心CPU與GPGPU加速HEVC動態估計100倍 100x Speedup of HEVC Motion Estimation Using Multicore and GPGPU |
| 指導教授： |
林永隆
Lin, Youn-Long |
| 口試委員: |
王家祥
Wang, Jia-Shung 高肇陽 Kao, Chao-Yang |
| 學位類別： |
碩士 Master |
| 系所名稱： |
|
| 論文出版年： | 2017 |
| 畢業學年度： | 105 |
| 語文別： | 英文 |
| 論文頁數： | 39 |
| 中文關鍵詞： | 高效率視頻編碼 、圖形處理器通用計算 、多核心處理器 |
| 外文關鍵詞： | HEVC, GPGPU, Multicore |
| 相關次數： | 點閱：1 下載：0 |
| 分享至: |
| 查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報 |
HEVC 編碼標準提供相較於 H.264/MPEG-4 AVC 更高的壓縮比，但需要更高的計算複雜度，HEVC 編碼器的動態估計需要最多的計算量。為了加速 HEVC 編碼，我們提出利用 GPU 加速動態估計的資料平行計算方法，並實作多線程編碼器充分利用多核心 CPU 資源。實驗結果顯示，我們的方法可以加速動態估計 102 倍，且總編碼時間加速 91 倍，同時具有非常低的 bit-rate 增加 (0.177%) 和 PSNR 損耗 (0.005dB)。
The High-Efficiency Video Coding (HEVC) standard provides higher compression ratio than the older H.264/MPEG-4 AVC at the expense of immense computation complexity. Motion estimation (ME) is the most intensive computation in an HEVC encoder. To speed up HEVC encoding, we propose a data parallel computing method to perform the motion estimation part using a GPU and a multithreaded encoder using a multicore CPU. Running on a Nvidia Titan X GPGPU, our successively-refined methods can speedup the motion estimation part by 102 times and the total encoding time by 91 times while suffering very low bit-rate increase (0.177%) and PSNR loss (0.005dB).
[1] T. Wiegand, G. J. Sullivan, G. Bjontegaard, and A. Luthra, “Overview of the h. 264/avc video coding standard,” IEEE Transactions on circuits and systems for video technology, vol. 13, no. 7, pp. 560–576, 2003.
[2] G. J. Sullivan, J.-R. Ohm, W.-J. Han, and T. Wiegand, “Overview of the high efficiency video coding (hevc) standard,” IEEE Transactions on circuits and systems for video technology, vol. 22, no. 12, pp. 1649–1668, 2012.
[3] K. McCann, C. Rosewarne, B. Bross, M. Naccari, K. Sharman, and G. Sullivan, “High efficiency video coding (hevc) test model 16(hm 16) improved encoder de scription,” ITU-T Joint Collaborative Team on Video Coding (JCT-VC), Tech. Rep. JCTVC-S1002, 2014.
[4] “Cuda c programming guide.” [Online]. Available: https://docs.nvidia.com/cuda/ cuda-c-programming-guide/
[5] X. Wang, L. Song, M. Chen, and J. Yang, “Paralleling variable block size motion estimation of hevc on cpu plus gpu platform,” in Multimedia and Expo Workshops (ICMEW), 2013 IEEE International Conference on. IEEE, 2013, pp. 1–5.
[6] S. Radicke, J. Hahn, C. Grecos, and Q. Wang, “A highly-parallel approach on motion estimation for high efficiency video coding (hevc),” in 2014 IEEE International Conference on Consumer Electronics (ICCE). IEEE, 2014, pp. 187–188.
[7] S. Radicke, J.-U. Hahn, C. Grecos, and Q. Wang, “A multi-threaded full-feature hevc encoder based on wavefront parallel processing,” in Signal Processing and Multimedia Applications (SIGMAP), 2014 International Conference on. IEEE, 2014, pp. 90–98.
[8] “Nvidia maxwell architecture.” [Online]. Available: https://developer.nvidia.com/ maxwell-compute-architecture
[9] “Ubuntu.” [Online]. Available: http://www.ubuntu.com/download/desktop
[10] JCT-VC, “Reference software of hevc test model (hm-16.9).” [Online]. Available: https://hevc.hhi.fraunhofer.de/svn/svn HEVCSoftware/tags/HM-16.9/
[11] “Test sequence.” [Online]. Available: ftp://hevc@ftp.tnt.uni-hannover.de/ testsequences/
[12] L. Song, X. Tang, W. Zhang, X. Yang, and P. Xia, “The sjtu 4k video sequence dataset,” in Quality of Multimedia Experience (QoMEX), 2013 Fifth International Workshop on. IEEE, 2013, pp. 34–35.
[13] C. C. Chi, M. Alvarez-Mesa, B. Juurlink, G. Clare, F. Henry, S. Pateux, and T. Schierl, “Parallel scalability and efficiency of hevc parallelization approaches,” IEEE Transactions on Circuits and Systems for Video Technology, vol. 22, no. 12, pp. 1827–1838, 2012.