本篇論文提出一個針對高效率多核心系統快取記憶體資料一致性模擬之根據分享變數為基礎的同步方法。傳統的模擬方法藉由在每個模擬的時脈或是記憶體存取進行同步，雖然可以得到正確的結果，但是因為嚴重的同步成本，造成效能低落。我們觀察到，只需要在分享變數上進行同步，就可以得到一個正確的快取記憶體資料一致性模擬，針對此所提出的方法可以同時兼顧正確性和模擬效率。實驗數據結果證明，我們所提出的方法比同步在每次記憶體存取快六到八倍，和以時脈做為同步基礎的方法相比快18到44倍，同時模擬的正確性也可以被保證。

[1] P. S. Magnusson, M. Christensson, J. Eskilson, D. Forsgren, G. Hallberg, J. Hogberg, F. Larsson, A. Moestedt, and B. Werner, "Simics: A full system simulation platform," in Computer, vol. 35. pp. 50-58, 2002.

[2] L. Benini, D. Bertozzi, A. Bogliolo, F. Menichelli, and M. Olivieri, "MPARM: Exploring the Multi-Processor SoC Design Space with SystemC," in The Journal of VLSI Signal Processing. vol. 41, pp. 169-182, 2005.

[3] M. Rosenblum, S. A. Herrod, E. Witchel, and A. Gupta, "Complete computer system simulation: the SimOS approach," in IEEE Parallel & Distributed Technology: Systems & Applications. vol. 3, pp. 34-43, 1995.

[4] F. Fummi, M. Loghi, S. Martini, M. Monguzzi, G. Perbellini, and M. Poncino, "Virtual Hardware Prototyping through Timed Hardware-Software Co-Simulation," in Design, Automation and Test in Europe. pp. 798-803, 2005.

[5] J. L. Hennessy and D. A. Patterson, Computer Architecture: A Quantitative Approach, fourth edition, 2006.

[6] M. Martin, D. Sorin, B. Beckmann, M. Marty, M. Xu, A. Alameldeen, K. Moore, M. Hill, and D. Wood, "Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset," in SIGARCH Comput. Archit. News. vol. 33, pp. 92-99, 2005.

[7] J. Jung, S. Yoo, and K. Choi, "Performance improvement of multi-processor systems cosimulation based on SW analysis," in Design, Automation and Test in Europe, 2001. Conference and Exhibition 2001. Proceedings. pp. 749-753, 2001

[8] D. Kim, S. Ha, and R. Gupta, "CATS: Cycle Accurate Transaction-driven Simulation with Multiple Processor Simulators," in Design, Automation & Test in Europe Conference & Exhibition, 2007. pp. 1-6, 2007.

[9] M. Wu, C. Fu, P. Wang, and R. Tsay, "An effective synchronization approach for fast and accurate multi-core instruction-set simulation," in EMSOFT '09: Proceedings of the seventh ACM international conference on Embedded software. pp. 197-204, 2009.

[10] G. Shah, U. Ramachandran, and R. Fujimoto, "Timepatch: A Novel Technique for the Parallel Simulation of Multiprocessor Caches," in Proceedings of the ACM SIGMETRICS 1995 Conference on Measurement and Modeling of Computer Systems. pp. 315-316, 1994.

[11] D. Kim, Y. Yi, and S. Ha, "Trace-driven HW/SW cosimulation using virtual synchronization technique," in Design Automation Conference, 2005. Proceedings. 42nd. pp. 345-348, 2005.

[12] G. Schirner and R. Domer, "Fast and accurate transaction level models using result oriented modeling," in ICCAD '06: Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design. pp. 363-368, 2006.

[13] OSCI, available: http://www.systemc.org/home/

[14] Andes, available: http://www.andestech.com/

[15] M. Burtscher and I. Ganusov, "Automatic Synthesis of High-Speed Processor Simulators," in Microarchitecture, 2004. MICRO-37 2004. 37th International Symposium on. pp. 55-66, 2004.

[16] M. Papamarcos and J. Patel, "A low-overhead coherence solution for multiprocessors with private cache memories," in ISCA '84: Proceedings of the 11th annual international symposium on Computer architecture. pp. 348-354, 1984.
[17] P. Stenstrom, "A survey of cache coherence schemes for multiprocessors," in Computer. vol. 23, pp. 12-24, 1990.

[18] S. Woof, M. Ohara, E. Torriet, J. Singhi, and A. Guptat. The SPLASH-2 Programs: Characterization and Methodological Considerations,” in ISCA: Proceedings of the 22nd annual international symposium on Computer architectur. pp. 24-36, 1995.