隨著半導體製程的快速發展，使得積體電路不斷的往高速、低功率、更高的集成度且更複雜的功能邁進。因此直通矽晶穿孔(TSV)的三維積體電路 (3-Dimentional IC)逐漸成為趨勢。其優勢為可縮小晶片面積且降低訊號間傳輸的距離。然而如何提升訊號的傳輸速度且保持訊號的完整性(Signal integrity)將是重要的問題。此時若利用正交分頻多工OFDM(Orthogonal frequency-division multiplexing)調變技術，將可以改善訊號受到通道的影響。此外， 3-D堆疊的晶片也可以利用OFDM調變將各層晶片的輸出訊號結合，以單一通道進行訊號傳輸，進而提升通道的傳輸速度及降低通道的使用數量。
整合型被動元件技術的發展，可以更進一步的縮小晶片面積及提升整體電路的效能。且此技術可結合在直通矽晶穿孔(TSV)的三維積體電路 (3-Dimentional IC) 中做系統的整合。因此本論文研究OFDM調變系統及整合型被動元件模型的建立，使其能應用於三維積體電路中，以提升訊號傳輸的完整性與速率。
在第一章中，對本論文研究的題目作整體的介紹，且敘述研究的動機。而在第二章中，介紹了QPSK及OFDM調變的基礎原理。藉由QPSK的映射，訊號傳輸速率將比BPSK提升2倍。此外，使用OFDM調變則能降低訊號頻率選擇性衰減、多路徑延遲與減緩ISI等問題，且增加系統頻寬使用效率。接著在第三章中，介紹了用於接收端電路的LNA, mixer及ADC等元件的基礎原理。
在第四章及第五章中，整體OFDM調變系統發送端與接收端電路將會做詳細的介紹。首先說明IDFT及DFT矩陣的數學原理，接著說明如何將IDFT及DFT矩陣用至OFDM系統的調變與解調變中，以及介紹用於本論文中的DAC, balun, LNA, mixer與ADC等類比電路。此調變系統發送端及接收端類比電路部分皆以TSMC CMOS 90nm製程做實現。系統發送端整體晶片面積為0.980.72 mm2，功率消耗為4.15mW。系統接收端整體晶片面積為1.260.94 mm2，功率消耗為21.6mW。在第六章中，介紹了IPD電感的PDK模型，以及用GIPD製程製作的變壓器、巴倫器、電容等元件。整體晶片面積為7.56.2 mm2。在最後的章節中，將會做本論文的結語，及未來研究延續的方向。

The exponential progress in CMOS technology leads to the integrated circuits and systems operating with high speed, low power, a high integration level, and complicated functions. The concept of three-dimensional integrated circuit (3D IC) with through silicon vias (TSVs) technology has been proposed. By stacking chips three-dimensionally, the issue of long interconnects can be mitigated, and small form factors can be expected. However, the signal integrity problem is an important issue in 3D IC. Thus we propose using the Orthogonal Frequency-Division Multiplexing (OFDM) modulation to reduce the interferences from the channel. In addition, the OFDM scheme can be applied to different layers of the 3D IC, and the channels from these layers can be combined to a single channel for data transmission. As a result, not only the transmission speed can be increased, but the number of transmission channels can be reduced significantly.
The progress in IPD technology leads to small form factor and high performances of the system. Furthermore, the IPD technology can be combined with the three-dimensional integrated circuit (3D-IC) and through silicon vias (TSVs). Thus in this thesis, we establish the equivalent circuit model of inductive devices in the IPD, which will be employed in the design for the OFDM signal transmission in the 3D IC technology to further increase the data transmission rate and keeping the signal integrity.
In chapter 1, the overall structures of this thesis and the research motivations are introduced. Chapter 2 describes the principles of QPSK mapping and OFDM modulation. By using the QPSK mapping, the data rate can be two times faster than the BPSK signal. In addition, the Orthogonal Frequency-Division Multiplexing (OFDM) modulation can reduce the frequency selective attenuation and multipath delay spread, and release the inter symbol interference (ISI) problems. Also, the bandwidth efficiency of the system can be enhanced. Chapter 3 introduces the fundamental principles of the building blocks of receiver such as the low-noise amplifier (LNA), mixer, and analog-to-digital converter (ADC).
In chapter 4 and chapter 5, the transmitter and receiver for the overall OFDM modulation system are described, which are both fabricated in 90-nm CMOS process. First, the mathematics of the Inverse Discrete Fourier Transform (IDFT) and Discrete Fourier Transform (DFT) matrix in this OFDM modulation system are described based on matrices operation. Also, the building blocks of the transceiver, including DAC, balun, LNA, mixer, and ADC used in this thesis are discussed. The transmitter has an overall 0.980.72 mm2 chip area with power consumption of 4.15 mW, and the receiver has an overall 1.260.94 mm2 chip area and 21.6 mW power consumption. In addition, this thesis also presents the design of IPD inductive components, which can be used for the I/O transmitter and receiver design. The process design kit (PDK) is also developed as the scalable equivalent circuit model in chapter 6. The overall chip area is 7.56.2 mm2. Chapter 7 concludes this work and provides some research directions for the future study.

[1] Y. Kim et al., “Analysis of noncoherent ASK modulation-based RF-interconnect for memory interface,” IEEE J. Emerg. Sel. Topics Circuits Syst., vol. 2, no. 2, pp. 200–209, Jun. 2012.
[2] S. W. Tam, E. Socher, A. Wong, and M. C. F. Chang, “A simultaneous triband on-chip RF-interconnect for future network-on-chip,” in Proc. VLSI Circuits Symp., Jun. 2009, pp. 90–91.
[3] G. S. Byun, Y. Kim, J. Kim, S. W. Tam, and M. C. F. Chang, “An energy-efficient and high-speed mobile memory I/O interface using simultaneous bi-directional dual (Base + RF)-band signaling,” IEEE J. Solid-State Circuits, vol. 47, no. 1, pp. 117-130, Jan. 2012.
[4] Y. Kim, G. Byun, A. Tang, C. P. Jou, H. H. Hsieh, G. Reinman, J. Cong, and M.-C. F. Chang, “An 8 Gb/s/pin 4pJ/b/pin single-t-line dual (base+RF) band simultaneous bidirectional mobile memory I/O interface with inter-channel interference suppression,” in IEEE ISSCC Dig. Tech. Papers, pp. 50–51, 2012.

[54] K. I. Oh, L. S. Kim, K. I. Park, Y. H. Jun, and K. Kim, “A 5-Gb/s/pin transceiver for DDR memory interface with a crosstalk suppression scheme,” IEEE Custom Integrated Circuits Conf., pp.639-642, 2008.
[65] B. Leibowitz, R. Palmer, J. Poulton, Y. Frans , S. Li , J. Wilson, M. Bucher, A. M. Fuller, J. Eyles, M. Aleksic, T. Greer, and N. M. Nguyen, “A 4.3 GB/s mobile memory interface with power-efficient bandwidth scaling,” IEEE J. Solid-State Circuits, vol. 45, no. 4, pp. 889-898, Apr. 2010.
[76] O. Wada, S. Kameda, S. Tanifuji, N. Suematsu, K. Tsubouchi, T. Takagi, and T. T. Tuan, “5 GHz-band CMOS direct digital RF modulator using current-mode DAC,” Asia-Pacific Microwave Conference Proceedings (APMC), pp.1118 - 1120, Dec. 2012.
[87] E. Bechthum, G. Radulov, J. Briaire, G. Geelen, and A. van Roermund, “Systematic analysis of the impact of mixing locality on Mixing-DAC linearity for multicarrier GSM,” IEEE International. Sympposium. on Circuits and Systems (ISCAS), pp.241-244, May. 2012.
[98] C. C. Tang, C. H. Wu, and S. I. Liu, “Miniature 3-D inductors in standard CMOS process,” IEEE J. Solid-State Circuits, vol. 37, no. ? no. 4, pp. 471-480, month?Apr. 2002.
[109] S. Gondi, and B. Razavi, “Stacked inductors and transformers in CMOS technology, ” IEEE J. Solid-State Circuits ,vol. 36, no. 4, Apr. 2001.
[110] J. Kim, E. Song, J. Cho, J. S. Pak, J. Lee, H. Lee, K. Park, and J. Kim, “Compact layout of on-chip transformer”, IEEE Trans.actions on Electron Devices, vol. 57, no. 5, pp. 1076-1083, May 2010.
[112] W. Cho, and S. Hsu, “An ultra-low-power 24 GHz low-noise amplifier using 0.13 μm CMOS technology,” Microw.ave and Wireless Compon.ents Lett.ers, vol. 20, pp. 681-683, Dec. 2010.
[132] T. P. Wang, “A low-voltage low-power K-Band CMOS LNA using dc-current-path split technology, ” Microwave Microw.and Wireless Components Compon. LettersLett., pp.519-521, July. 2010.
[143] Y. L. Wei, S. H. Hsu, and J. D. Jin, “A low-power low-noise amplifier for K-band applications,” IEEE Microw. Wireless Compon. Lett., vol. 19, no. 2, pp. 116–118, Feb. 2009.
[154] J. F. Yeh, C. Y. Yang, H. C. Kuo, and H. R. Chuang, “A 24-GHz transformer-based single-in differential-out CMOS low-noise amplifier,” in Proc. IEEE RFIC Symp., pp. 299–302, Jun. 2009, pp. 299–302.
[165] T. K. K. Tsang, K. Lin, and M. N. El-Gamal, “Design techniques of CMOS ultra-wide-band amplifiers for multistandard communications,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 55, no. 3, pp. 214–218, Mar. 2008.
[176] T. Zhang, V. Subramanian, M. K. Ali, and G. Boeck, “Integrated K-Band CMOS passive mixers utilizing balun and polyphase filters, “Radio-Frequency Integration Technology (RFIT), pp.89-92, Nov.2011.
[187] A. K. Verma, L. Gao, K. K. O, and J. Lin, “A K-band up-conversion mixer in 0.13-m CMOS technology,” Asian Pacific Microwave Conf., Dec. 2004.
[189] A. Verma, K. K. O and J. Lin, “A Low-Power Up-Conversion CMOS Mixer for 22-29-GHz Ultra-Wideband Applications,” IEEE Transaction on Microwave Theory and Techniques, vol. 54, no. 8, pp. 3295-3300, Aug. 2006.
[2019] J. I. Lee, and J. I. Song, “Flash ADC architecture using multiplexers to reduce a preamplifier and comparator count “ IEEE TENCON, pp.1-4, Oct.2013.
[210] X. Bian, H. Guo, Z. Li, K.H. Tan, and C.M. Lai, “Simulation and modeling of wafer level silicon-base spiral inductor,” Electronic. Packaging. Technology. and High Density Packaging. (ICEPT-HDP), pp.29-31, Aug. 2012.

[212] J. Wang, T. Huang, Y. Wu, S. Hsu, Z. Lin, C. Lin, S. Sheu, T. Ku, and C. Lin, “Testkey design of through silicon vias (TSVs) for accurate de-embedding and RF model parameters extraction,” Int. Conf. on Solid State Devices and Materials (SSDM), Nagoya, Sep. 2011.
[232] B. Fang, M.F. Tsai, S. Lin, M.H. Chuang, and D. Lee, “Modeling of stacked-coil inductor from silicon integrated passive device technology , ” Microsystems, Packaging, Assembly and Circuits Technology Conference(IMPACT), pp.133-136, Oct. 2011.
[243] Behzad Razavi, RF Microelectronics, 2nd Edition, Pearson, 2011.
[254] 張盛富與張嘉展(2009)。無線通訊射頻晶片模組設計射頻-系統篇