電路的冗餘添加和移除以及基於自動測試圖樣產生/診斷的設計重新繞線都是用於邏輯設計電路中的合成和優化的重組技術。這兩種技巧可以移除一條存在目標電路線，然後連接另一條本來不在電路上的電路線使得電路的功能是沒有受到改變的。不過在這兩種方法中，由於一些限制，並非每一條電路線都可以成功地找到另一條電路線去取代它。此外，在基於自動測試圖樣產生/診斷的設計重新繞線方法中，需要去驗證重組之後的電路功能有沒有改變。因此，本文提出了一種一般性的邏輯結構重整技術，稱為非冗餘的移除及添加，它可以去移除任何想要移除的目標電路線。非冗餘的移除及添加這個技術建構出相對應的修正電路去修正由於移除目標電路線所造成的錯誤。在本文中，非冗餘的移除及添加技術被用在兩個應用，分別是搜尋替代線路及電路面積優化。實驗結果顯現，使用非冗餘的移除及添加方法在搜尋替代線路上比起之前的方法更有效。在電路面積優化上，跟SIS比較，結果非常令人激勵。

[1] C.-W. Jim Chang, M.-F. Hsiao, and M. Marek-Sadowska, \A New Reason-
ing Scheme for Ecient Redundancy Addition and Removal," IEEE Trans.
Computer-Aided Design, vol. 22, pp. 945-952, July 2003.
[2] S.-C. Chang, K.-T. Cheng, N.-S Woo, and M. Marek-Sadowska, \Postlayout
Logic Restructuring Using Alternative Wires," IEEE Trans. Computer-Aided
Design, vol. 16, pp. 587-596, June 1997.
[3] K. T. Cheng and L. A. Entrena \Multi-level Logic Optimization by Redundancy
Addition and Removal," in Proc. Europ. Conf. Design Automation, pp. 373-377,
1993.
[4] S.-C. Chang, M. Marek-Sadowska, and K.-T. Cheng, \Perturb and Simplify:
Multi-level Boolean Network Optimizer," IEEE Trans. Computer-Aided Design,
vol. 15, pp. 1494-1504, Dec. 1996.
[5] S.-C. Chang, L. P. P. P. Van Ginneken, and M. Marek-Sadowska, \Fast Boolean
Optimization by Rewiring," in Proc. Int. Conf. Computer-Aided Design, pp.
262-269, 1996.
[6] Y.-C Chen and C.-Y Wang, \An Improved Approach for Alternative Wires
Identication," in Proc. Int. Conf. Computer Design, pp. 711-716, 2005.
[7] L. A. Entrena and K.-T. Cheng, \Combinational and Sequential Logic Op-
timization by Redundancy Addition and Removal," IEEE Trans. Computer-
Aided Design, vol. 14, pp. 909-916, July 1995.
[8] T. Kirkland and M. R. Mercer, \A Topological Search Algorithm for ATPG,"
in Proc. Design Automation Conf., pp. 502-508, 1987.
[9] W. Kunz and D. K. Pradhan, \Recursive Learning: An Attractive Alternative
to the Decision Tree for Test Generation in Digital Circuits", in Proc. Int. Test
Conf., pp. 816-825, 1992.
[10] E. M. Sentovich, K. J. Singh, L. Lavagno, C. Moon, R. Murgai, A. Saldanha, H.
Savoj, P. R. Stephan, R. K. Brayton, and A. Sangiovanni-Vincentelli, \SIS: A
System for Sequential Circuit Synthesis," Technical Report UCB/ERL M92/41,
Electronics Research Lab, Univ. of California, Berkeley, CA 94720, May 1992.
[11] A. Veneris and M. S. Abadir, \Design Rewiring Using ATPG", IEEE Trans.
Computer-Aided Design, vol. 21, pp.1469-1479, Dec. 2002.
[12] A. Veneris, J. B. Liu, M. Amiri and M. S. Abadir, \Incremental Diagnosis and
Debugging of Multiple Faults and Errors", in Proc. Design, Automation and
Test in Europe, pp. 716-721, 2002.