研究生: |
陳建守 Chen, Jian-Shou |
---|---|
論文名稱: |
應用於1-GHz以下無電感式寬頻低雜訊放大器 Sub-1 GHz Indutor-Less Wideband Low Noise Amplifier Design and Implementation |
指導教授: |
盧志文
Lu, Chih-Wu |
口試委員: |
劉怡君
Liu, Yi-Chun 夏勤 Hsia, Chin |
學位類別: |
碩士 Master |
系所名稱: |
原子科學院 - 工程與系統科學系 Department of Engineering and System Science |
論文出版年: | 2013 |
畢業學年度: | 101 |
語文別: | 英文 |
論文頁數: | 39 |
中文關鍵詞: | 寬頻低雜訊放大器 、無電感放大器 |
外文關鍵詞: | wideband LNA, Inductor-less LNA |
相關次數: | 點閱:1 下載:0 |
分享至: |
查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報 |
本篇論文一共分為五個章節,主要介紹三種無電感式寬頻低雜訊放大器。第二章介紹了一個單端輸入轉差動輸出的寬頻低雜訊放大器。所提出的放大器架構是以反相放大器為基本單位串接組成。此架構有一並聯輸入端與反相輸出端的回授電阻,將有利於寬頻輸入阻抗匹配。此外採用電阻和電容並聯峰值技巧於第三級,能有效改善差動輸出的線性度和增益與相位平衡問題。此電路以台灣積體電路公司 0.18微米互補式金氧化半導體製程製作,量測結果顯示S21 16.4 dB,S11 <-10 dB,輸入端三階交調節點為-8.8 dBm, 最小雜訊指數(含輸出緩衝器)3 dB,整體頻寬為DC-1.4 GHz。差動輸出增益誤差<1.5 dB,差動輸出信號的相位誤差<4.5°。靜態消耗功率為12.8毫瓦。
在第3章中,對轉導增強電容交叉耦合共閘級低雜訊放大器進行了討論。取代傳統外加式電感或是巴倫作為電流源的設計,改以電容交錯耦合架構為電流源,能有效降低雜訊指數,而疊加式電容交錯耦合結構能糾正由於輸入端的巴倫所產生的增益與相位不平衡。基於第三章的討論,第四章提出了以台積電90奈米互補式金氧化半導體製作的低雜訊放大器,達到S21 11.5 dB,S11 <-8.6dB,最低雜訊指數(含緩衝器)2.14dB。而輸入端三階交調節取點為-0.86 dBm,操作頻率在10 M-1.01 GHz。在2 伏特的電壓供應下靜態功耗為5.44 mW。
This thesis consists of five chapters, introducing three topologies of inductor-less wideband low noise amplifier (LNA). Chapter 2 introduces a single to differential wideband LNA. The proposed LNA is composed of three inverter-based gain stages with a global shunt feedback resistor which benefits wideband input impedance matching. Moreover, employing resistor and capacitor (RC) shunt peaking at the third gain stage enhances pseudo-differential output gain and phase balances and linearity. Implemented in TSMC 0.18 μm CMOS process, the proposed LNA covering DC-1.4 GHz achieves a S21 of 16.4 dB, a S11<-10 dB, IIP3 -8.8 dBm and a minimum noise figure (with output buffer) of 3 dB. The output gain imbalance is less than 1.5 dB and the output phase imbalance is less than 4.5°. The power consumption is 12.8 mW at 1.8 V.
In chapter 3, a transconductance enhancement capacitive cross-coupled (CCC) common-gate LNA is discussed. Adding CCC current source reduces NF, and cascode CCC structure rectifies the gain/phase imbalance due to the input balun. In chapter 4, based on the discussion in chapter 3, the proposed LNA implemented in TSMC 90 nm CMOS process achieves a S21 of 11.5 dB, a S11<-8.6 dB, minimum noise figure (with buffer) 2.14dB and IIP3 -0.86 dBm from 0.01 to 1.01 GHz. The power consumption is 5.44 mW at 2 V.
[1] "Second report and order and memorandum opinion and order: Unlicensed operation in TV broadcast bands,” FCC, Washington, DC, FCC ET Docket 04-186, Nov. 2008.
[2] J. Kim, S. J. Lee, S. Kim, J. O. Ha, Y. S. Eo and H. Shin, "A 54-862-MHz CMOS Transciver for TV-Band White-Space Device Applications," IEEE Tran. Microw. Theory Tech., pp. 966-976, Apr. 2011.
[3] A. Liscidini, M. Brandilini, D. Sanzogni and R. Castello, "A 0.13 um CMOS front-end, for DCS 1800/UMTS/802.11 b-g with multi-band positive feedback low noise amplifier," IEEE J. Solid-State Circuits, vol. 41, no. 4, pp. 981-989, Apr. 2006.
[4] S. B. T. Wang, A. M. Niknejad and R. W. Brodersen, "Design of a Sub-mW 960-MHz UWB CMOS LNA," IEEE J. Solid-State Circuits, vol. 41, no. 11, pp. 2449-2456, Nov. 2006.
[5] T. H. Lee, The Design of CMOS Radio-Frequency Integrated Circuits, 1st ed., Cambridge, U.K.: Cambridge Univ. Press, 1998.
[6] S. C. Blaakmeer, A. M. Klumperink, M. W. Leenaerts and B. Nauta, "Wideband Balun-LNA With Simultaneous Output Balancing, Noise-Canceling and Distortion-Canceling," IEEE J. Solid-State Circuits, vol. 43, no. 6, pp. 1341-1350, Jun. 2008.
[7] B. Razavi, "Cognitive Radio Design Challenges and Techniques," IEEE J. Solid-State Circuits, vol. 45, no. 8, pp. 1542-1553, Aug. 2010.
[8] N. Poobuaoheun, W.-H. Chen, Z. Boos and A. M. Niknejad, "An inductorless High Dynamic Range 0.3 - 2.6 GHz Receiver CMOS Front-End," in Dig. of papers RFIC Symposium, Jun. 2009.
[9] A. N. Karanicolas, "A 2.7V 900 NHz CMOS LNA and Mixer," IEEE J. Solid-State Circuits, vol. 31, no. 12, pp. 1939-1944, Dec. 1996.
[10] T. W. Kim and B. Kim, "A 13-dB IIP3 Improved Low-Power CMOS RF Programmable Gain Amplifier Using Differential Circuit Transconductance Linearization for Various Terrestrial Mobile D-TV Applications," IEEE J. Solid-State Circuits, vol. 41, no. 4, pp. 945-953, Apr. 2006.
[11] K. Han, L. Zou, Y. Liao, H. Min and Z. Tang, "A Wideband CMOS Variable Gain Low Noise Amplifier Based on Single-to-Differential Stage for TV Tuner Applications," in IEEE Asian Solid-State Circuits Conf., Nov, 2008.
[12] J. Xiao, I. Mehr and J. Silva-Martinez, "A High Dynamic Range CMOS Variable Gain Amplifier for Mobile DTV Tuner," IEEE J. Solid-State Circuits, vol. 2, pp. 292-301, Feb. 2007.
[13] B. Federico, E. A. Klumperink and B. Nauta, "Generating All Two-MOS-Transistor Amplifiers Leads to New Wide-Band LNAs," IEEE J. Solid-State Circuits, vol. 36, no. 7, pp. 1032-1040, Jul. 2001.
[14] W. Zhuo, S. Embabi, J. P. d. Gyvez and E. Sanchez-Sinencio, "Using Capacitive Cross-Coupling Technique in RF Low Noise Amplifiers and Down-Conversion Mixer Design," in Proc. 26th Eur. Solid-State Circuits Conf., Sep. 2000, pp. 116-119.
[15] W. Zhuo, X. Li, S. H. K. Embabi, J. Pineda de Gyvez, D. J. Allstot and E. Sanchez-Sinencio, "A Capacitor Cross-Coupled Common-Gate Low-Noise Amplifer," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 52, no. 12, pp. 801-804, Dec. 2005.
[16] J. D. Allstot, L. Xiaoyong and S. Shekhar, "Design Considerations for CMOS Low-Noise Amplifiers," in Proc. IEEE Radio Frequency Integrated Citcuits Symp., Jun. 2004.
[17] L. Youchun, Z. Tang and H. Min, "A CMOS Wide-Band Low-Noise Amplifer with Balun-Based Noise-Canceling Technique," in IEEE Asian Solid-State Circuits Conf., Nov, 2007.
[18] A. Amer, E. Hegazi and H. Ragai, "A Low-Power Wideband CMOS LNA for WiMAX," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 54, no. 1, pp. 4-8, Jan. 2007.
[19] P.-I. Mak and R. P. Martins, "A 0.46-mm2 4-dB NF Unified Receiver Front-End for Full-Band Mobile TV in 65-nm CMOS," IEEE J. Solid-State Circuits, vol. 46, no. 9, pp. 1970-1984, Sep. 2011.
[20] O. Garcia-Perez, V. Gonzalez-Posadas, L. Garcia-Munoz and D. Segovia-Vargas, "A De-Embedding Method to Characterize Differential Amplifers Using Passive Baluns," in European Microw. Conf., Madrid, 2011.
[21] W. Adamski, "NOISE FIGURE MEASUREMENT UNCERTAINTY CAUSED BY LOW GAIN OF THE TEO-PORT UNDER TEST," in Conf. Rec. 13th Microwave Conf. MIKON\'00, 2000.
[22] T. T. Lee, "http://www.stanford.edu/class/ee133/handouts/general/noise_figure.pdf," Mar. 2003. [Online].
[23] S. Woo, W. Kim, C.-H. Lee and K. Lim, "A 3.6mW Diiferential Common-Gate CMOS LNA with Positive-Negative Feedback," in IEEE Int. Solid-State Circuits Conf. Tech. Dig., Feb. 2009, pp. 218-219.
[24] S. Woo, W. Kim, C.-H. Lee, H. Kim and L. Joy, "A wideband Low-Power CMOS LNA With Positive-Negative Feedback for Noise, Gain, and Linearity Optimization," IEEE Trans. Microw. Theory Tech., vol. 60, no. 10, pp. 3169-3178, Oct. 2012.
[25] A. Liscidini, G. Martini, D. Mastantuono and R. Castello, "Analysis and Design of Configurable LNAs in Feedback Common-Gate Topologies," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 8, pp. 733-737, Aug. 2008.
[26] H. Wang, L. Zhang and Z. Yu, "A Wideband Inductoless LNA With Local Feedback and Noise Cancelling for Low-Power Low-Voltage Applications," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 57, no. 8, pp. 1993-2005, Aug. 2010.
[27] M. El-Nozahi, A. A. Helmy, E. Sanchez-Sinencio and K. Entesari, "An Inductor-Less Noise-Cancelling Broadband Low Noise Amplifier With Composite Transistor Pair in 90nm CMOS Technology," IEEE J. Solid-State Circuits, vol. 46, no. 5, pp. 1111-1122, May 2011.