在本篇論文，我們提出一個高效率的超大型積體電路架構去實現二維離散小波轉換，離散小波轉換具有多重解析，可以把訊號的頻帶做有效的分離很適合用來做影像的壓縮轉換，本篇利用提升式演算法(lifting scheme)及整數小波轉換(integer to integer mapping)來實現運算單元，提升式主要用來簡化運算過程，而整數式則是可以達到完全反向轉換然，且不因有效位元的取捨而產生誤差，我們提出的架構包含一個列方向及行方向的模組，且使用line based的排程方式可以有效的降低暫存器的數目及提高硬體使用率。
除了上述使用到的演算法及架構外，為了加快小波轉換的處理速度，我們將原來的乘法器用位移器取代以提升轉換的效能。
　 我們所提出的架構是利用管線化的處理去提升效能，而整體所需的內部暫存記憶體空間是4N+14(包含管線化的暫存器)，跟其他所提的架構比較起來，我們所提的架構具有較低的記憶體空間，最後利用硬體描述語言來設計此架構，再由FPGA 元件來實現，此電路運算週期最高可達183MHz。

參考文獻
[1] I.Daubechies and W.Sweldens, “Factoring Wavelet Transform into Lifting Schemes,” J. of Fourier Analysis and Applications, vol.4, pp.247-269, 1996.
[2] JPEG2000 Verification Model 6.0.
[3] A. R. Calderbank, I. Daubechies, W. Sweldens and B. Yeo, ”Wavelet Transforms that Map Integers to Integers,” Applied and Computational Harmonic Analysis, vol.5, no.3,pp.421-433, Dec ember 1998.
[4] M. Martina, G. Masera, G. Piccinini, and M. Zamboni, “A VLSI Architecture for IWT (Integer Wavelet Transform) ,” Proc. 43rd Midwest Symp. Circuit Systems, Lansing, MI, pp.1174-1177, August 2000.
[5] Rafael C. Gonzalez and Richard E. Woods, “Digital Image Processing,” Addison-Wesley Publishing Company, chap.2, 3,and 6, 1992.
[6] N. D. Zervas, G. P. Anagnostopoulos, V. Spiliotopoulos, Y. Andreopoulos, and C.E. Goutis, “Evaluation of Design Alternatives for the 2-D Discrete Wavelet Transform,” IEEE Transactions on Circuits and Systems for Video Technology, vol.11, no.12,pp.1246-1262, December 2001.
[7] K. Parhi, “VLSI Digital Signal Processing Systems,”John Wiley &Sons, Inc, 1999.
[8] C. Chakrabarti and M. Vishwanth, “Efficient Realizations of the Discrete and Continuous Wavelet Transforms : From Single Chip Implementations to Mappings on SIMD Array Computers”, IEEE Trans. Signal Processing, vol.43, pp.759-771, March 1995.
[9] Alan V. Oppenheim, and Ronald W. Schafer, “Discrete-time Signal Processing,” second edition, Prentice-Hall, Inc,chap.2-7, 1999.
[10] K. Andra, C. Chakrabarti, T. Acharya, “A VLSI Architecture for Lifting-Based Forward and Inverse Wavelet Transform”, IEEE Transactions on Signal Processing, no.50 pp.966-977, 2002.
[11] J. S. Chang, C. H. Hsia, “An Efficient VLSI Architecture for 2-D DWT Using Lifting Scheme” IEEE International Conference on Systems and Signals, pp.528-531, April 2005.
[12] Xilinx FPGA products, http://www. xilinx.com /products.
[13] P. C. Wu and L. G. Chen, “An Efficient Architecture for Two-Dimensional Discrete Wavelet Transform,” IEEE Trans. On Circuits and Systems for Video Technology, vol. 11, no.4 pp.536 - 545, April 2001.
[14] O. Fatemi,; S. Bolouki, S.; “Pipeline, Memory-Efficient and Programmable Architecture for 2D Discrete Wavelet Transform Using Lifting Scheme” IEE Proceedings Circuits, Devices and Systems, pp.703 -708, December 2005