這個論文中，我們提出一個萬用型的多個廣播掃瞄測試架構來進行測試資料與測試時間的壓縮。只要一些少許硬體的支援,這個系統可以進行萬用型的多個廣播測試–也就是一些掃瞄鏈，只要它們是相容的，就可以透過我們的硬體架構達到共享一組測試向量的目的。這個方法需要將一些額外的控制資訊填到被壓縮的測試資料裡。但是，透過一些像『控制模式編碼和跳躍』，和『部分測試向量回收使用』等技術，我們將證明這些額外的控制資訊可以被降到最低的水準。我們的方法可以達到比以前多個廣播為基礎的方法更高的測試壓縮比率。

We present a Universal Multicasting Scan (UMC-Scan) architecture for test compression. With some hardware support, this scheme allows universal multicasting by which we mean that one is able to shift in a test pattern to arbitrary set of scan chains as long as they are compatible. It does require the addition of some extra control bits padded to the compressed test pattern. However, by incorporating techniques such as control pattern encoding, skipping, and partial data reuse, we will demonstrate that the control overhead can be reduced to a modest level. For the first time, we reported experimental results approaching the maximum test compression ratio allowed by the popular multicasting methodology.

[1]L.-T. Wang, C.-W. Wu, and X. Wen, “Design for Testability: VLSI Test Principles and Architectures”, Elsevier (Morgan Kaufmann), 2006.
[2]S. M. Reddy, K. Miyase, S. Kajihara, and I. Pomeranz, “On Test Data Volume Reduction for Multiple Scan Chain Designs,” Proc. of VLSI Test Symp., pp. 103-108, April 2002.
[3]A. Jas, J. Ghosh-Dastidar, M. Ng, and N. A. Touba, “An Efficient Test Vector Compression Scheme Using Selective Huffman Coding,” IEEE Trans. on Computer-Aided Design, vol. 26, no. 6, pp. 797-806, 2003.
[4]A. Chandra and K. Chakrabarty, “System-on-a-Chip Test-Data Compression and Decompression Architectures Based on Golomb Codes,” IEEE Trans. on Computer-Aided Design, vol. 20, no. 3, pp. 355-368, 2001.
[5]A. Chandra and K. Chakrabarty, “Test Data Compression and Test Resource Partitioning for System-on-a-Chip Using Frequency-Directed Run-Length (FDR) Codes,” IEEE Trans. on Computers, vol. c-35, no. 12, pp. 1086-1088, 2003.
[6]J. Rajski, J. Tyszer, M. Kassab, and N. Mukherje, "Embedded Deterministic Test,” IEEE Trans. on Computer-Aided Design, vol. 23, no. 5, pp. 776-792, 2004.
[7]C. V. Krishna and N. A. Touba, “Adjustable Width Linear Combinational Scan Vector Decompression,” Proc. of Int’l Conf. on Computer-Aided Design, pp. 321-330, Sept. 2003.
[8]K.-J. Lee, J. J. Chen, and C. H. Huang, “Using a Single Input to Support Multiple Scan Chains,” Proc. of Int’l Conf. on Computer-Aided Design, pp. 74-78, Nov. 1998.
[9]I. Jamzaoglu and J. H. Patel, “Reducing Test Application Time for Full Scan Embedded Cores,” Proc. of Int’l Symp. on Fault-Tolerant Computing., pp. 260-267, July 1999.
[10]L.-T. Wang, X. Wen, H. Furukawa, F.-S. Hsu, S.-H. Lin, S.-W. Tsai, K. S. Abdel-Hafez, and S. Wu, “VirtualScan: A New Compressed Scan Technology for Test Cost Reduction," Proc. of Int’l Test Conf., pp. 916-925, Oct. 2004.
[11]A. Al-Yamani, N. Devta-Prasanna, E. Chmelar, and M. Grinchuk, “Scan Test Cost and Power Reduction Through Systematic Scan Reconfiguration,” IEEE Trans. on Computer-Aided Design, vol. 26, no. 5, pp. 907-917, May 2007.
[12]S. Samaranayake, E. Gizdarski, N. Sitchinava, F. Neuveux, R. Kapur, and T. W. Williams, “A Reconfigurable Shared Scan-In Architecture,” Proc. of VLSI Test Symp., pp. 9-14, April 2003.
[13]N. Sitchinava, S. Samaranayake, R. Kapur, E. Gizdarski, F. Neuveux, and T. W. Williams, “Changing The Scan Enable During Shift,” Proc. of VLSI Test Symp., pp. 73-78, April 2004.
[14]P.-C. Tsai and S.-J. Wang, “Multi-Mode Segmented Scan Architecture with Layout-Aware Scan Chain Routing for Test Data and Test Time Reduction,” Proc. of IEEE Asian Test Symp., pp. 225-230, Nov. 2006.
[15]T. H. Cormen, C. E. Leiserson, and R. L. Rivest, “Introduction to Algorithms”, McGraw-Hill, 1990.
[16]S. W. Golomb, “Run-Length Encodings”, IEEE Trans. on Information Theory, vol. 12, no. 3, 1966.