研究生: |
莊皓宇 Chuang, Hao-Yu |
---|---|
論文名稱: |
針對架構重組和元件選擇的特徵維護 Feature Maintenance for Architecture Restructuring and Component Selection |
指導教授: |
周百祥
Chou, Pai H. |
口試委員: |
韓永楷
Hong, Wing-Kai 謝孫源 Hsieh, Sun-Yuan 李皇辰 Lee, Huang-Chen |
學位類別: |
碩士 Master |
系所名稱: |
電機資訊學院 - 資訊工程學系 Computer Science |
論文出版年: | 2024 |
畢業學年度: | 112 |
語文別: | 英文 |
論文頁數: | 76 |
中文關鍵詞: | 嵌入式系統設計 、設計空間探索 、方塊圖 、架構重組 、特徵模型 、特徵維護 |
外文關鍵詞: | Embedded System Design, Design Space Exploration, Block Diagram, Architecture Restructuring, Feature Model, Feature Maintenance |
相關次數: | 點閱:79 下載:0 |
分享至: |
查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報 |
本論文提出了一系列轉換操作,用於在高階方塊圖上編輯和重構系統架構,同時維護所設計系統的相關特徵關係,完善了嵌入式系統工具的設計空間探索機制。在主流的嵌入式系統設計方法中,為了讓設計師可以直觀且方便地設計系統,通常會使用方塊圖來表示系統的高階架構,並提供基本的編輯功能。然而,元件通常具有固定的封裝邊界,且在如今 SoC 的發展趨勢下,基本的結構編輯功能已不足以滿足設計師的需求。因此,大多設計師仍會選擇手動編輯電路圖來設計系統,但這樣的做法容易出錯,原因是設計意圖無法明確表示,導致電路圖難以維護。此外,傳統的系統設計工具很少將提供的設計空間探索機制與系統或元件資訊關聯起來,通常僅支援結構性編輯。這導致設計師需要在腦中追蹤系統的所有資訊及對應關係,容易造成設計過程的不斷迭代,不僅缺乏嚴謹性也容易出錯。
我們應用了基於特徵的模型作為方塊圖和電路圖背後的中間表示,其捕捉了與功能、結構、參數和概念相關的資訊,作為設計中系統的完整模型,而方塊圖和電路圖則分別作為該模型在高階與低階層次上的結構投影。我們提供的轉換方法可以在方塊圖編輯器、電路圖編輯器或演算法中被調用,以在編輯或細化實作的過程中保持特徵關係的一致性。相比於直接編輯特徵模型可能需要顧慮過多細節,面對高階的方塊圖進行設計對使用者而言更為直觀。我們透過一個實際的嵌入式系統設計範例來評估我們的轉換方法。結果顯示,在整個設計過程中,我們的轉換方法不僅支援設計師通過重構方塊圖來探索不同的封裝程度與資源配置方案,還能有效維持特徵模型中代表系統核心功能的特徵流。
This thesis proposes a series of transformation operations for editing and restructuring the system architecture at the high-level block diagram while maintaining the associated feature relations for the system under design, thereby optimizing the design space exploration mechanism of our system design tool. In mainstream embedded system design methodologies, block diagrams are commonly used to represent the high-level architecture of a system, offering designers an intuitive way to design systems with basic editing functions. However, as components generally have fixed packaging boundaries, and with the trends in SoC development, these basic structural editing functions are no longer sufficient for designers. As a result, many designers still opt to design systems by manually editing schematics, a process prone to errors due to the difficulty of maintaining and verifying complex details. Additionally, traditional system design tools rarely integrate design space exploration mechanisms with system or component information, typically supporting only structural editing. This requires users to mentally track all information and relationships of system under design, leading to error-prone and iterative design processes that lack rigor.
We adapt a feature-based model as an intermediate representation (IR) behind the block diagram and circuit diagram, which captures the information related to functions, structure, parameters, and concepts as a comprehensive model of the system under design. The block diagram and the schematic serve as structural projections of this model at high and low levels, respectively. Our API can be invoked by a block-diagram editor, schematic editor, or an algorithm during editing or refinement towards implementation while maintaining the feature relations consistently. Editing in the structural view is more intuitive to the user compared to editing the feature model directly, which can be overwhelming or error-prone.
We evaluate our transformation methods using a practical example of embedded system design. Results show that our transformation methods not only facilitate user restructuring on the block diagram when exploring different ways for COTS components to cover the required features and different resource allocation schemes such as bus bandwidth and power distribution, but also effectively maintain the feature flow representing the core functionality expected by the user.
[LRC+20] Richard Lin, Rohit Ramesh, Connie Chi, Nikhil Jain, Ryan Nuqui, Prabal Dutta, and Björn Hartmann. Polymorphic Blocks: Unifying high-level specification and low-level control for circuit board design. In Proceedings of the 33rd Annual ACM Symposium on User Interface Software and Technology, UIST ’20, page 529–540, New York, NY, USA, 2020. Association for Computing Machinery.
[LRD+22] Richard Lin, Rohit Ramesh, Prabal Dutta, Bjoern Hartmann, and Ankur Mehta. Computational support for multiplicity in hierarchical electronics design. In Proceedings of the 7th Annual ACM Symposium on Computational Fabrication, SCF ’22, New York, NY, USA, 2022. Association for Computing Machinery.
[LRP+24] Richard Lin, Rohit Ramesh, Parth Nitin Pandhare, Kai Jun Tay, Prabal Dutta, Bjoern Hartmann, and Ankur Mehta. Design space exploration for board-level circuits: Exploring alternatives in component-based design. In Proceedings of the CHI Conference on Human Factors in Computing Systems, 2024.
[Wal23] Cory Walker. EDASolver. http://edasolver.com, Last Checked November 10, 2023.
[ZFS05] Xuan F. Zha, Steven J. Fenves, and Ram D. Sriram. A feature-based approach to embedded system hardware and software co-design. In Proceedings of the ASME 2005 International Design Engineering Technical Conferences and Computers and Information in Engineering Conference., pages 609–620, 2005.
[ZS06] Xuan F. Zha and Ram D. Sriram. Feature technology and ontology for embedded system design and development. In Proceedings of the ASME 2006 International Design Engineering Technical Conferences and Computers and Information in Engineering Conference, pages 701–714, 2006.