論文的內容主要是設計一個直流轉直流的電壓轉換器。針對降壓切換式穩壓器在輕負載電流時的轉換效率降低，控制電路提供一組迴路來減少切換次數和降低靜態操作電流。可以使輕負載電流時的轉換效率提升，但輸出電壓漣波會變大。
切換式穩壓器的控制電路是採用峰值電流模式的脈衝寬度調變架構，可以有較好的線性穩壓度。正常工作狀況是根據時脈產生器做固定週期導通，由外界電流達到峰值做出關閉訊號。根據回授的機制將輸出電壓穩定在參考電壓的倍數，可以在輸入電壓、輸出電流變動時仍然將輸出電壓固定在一個區間。輕負載電流時由判斷電路偵測到，送出休眠訊號關閉功率元件開關以及關閉比較器和時脈產生器的輸出級來減少靜態操作電流。當輸出電壓下降到一定的值才送出導通訊號，將輸出電壓提升到較高後，壓迫電流的峰值，判斷電路會偵測到輕負載電流來重複整個週期的操作。
切換式穩壓器控制電路是以台灣積體電路製造公司的0.6μm製程參數來做模擬驗證。輸入電壓範圍3.5V~5V，輸出電流範圍最大到2A，負載穩壓度0.0008%/mA，線性穩壓度0.4%/V。輕負載控制電路也可以應用到同步整流的切換式穩壓器，在輸出負載電流為10mA時，轉換效率仍然有85%。

[1] Jan M.Rabaey, Anantha Chandrakasan and Borivoje Nikolic, “Digital Integrated circuit,” Prentice Hall, 2002.
[2] Daniel W. Hart, “Introduction to Power Electronics,” Prentice Hall, 1997.
[3] B. Murari, F. Bertotti and G.A. Vignola, “Smart Power ICs,” Springer, 2002.
[4] Robert W. Erickson and Dragan Maksimovic, “Fundamentals of Power Electronics,” SCI-TECH, 2001.
[5] Lu Chen, Bingxue Shi and Chun Lu, “Design and Test of a Synchronous PWM Switching Regulator System,” IEEE APCCAS, pp. 517-520, 2000.
[6] Pressman, Abraham I., “Switching Power Supply,” McGraw-Hill, 1992.
[7] Anthony John Stratakos, “High-Efficiency Low-Voltage DC-DC Conversion for Portable Applications,” Master thesis of U.C. Berkeley, U.S.A., 1998.
[8] Tsung-Yin Yu, “A High-Efficiency Synchronous CMOS Switching Regulator with PWM/PFM-Mode Operation,” Master thesis of National Chiao Tung University, Taiwan, 2003.
[9] “TPS62200: High-Efficiency, SOT23 Step-Down, DC-DC Converter,” Texas Instrument Inc., Oct. 2002.
[10] Milton E. Wilcox, “Circuit and Method for Reducing quiescent current in switching regulator,” United States Patent No.6366066, 2002.
[11] “LTC1772: Constant Frequency Current Mode Step-Down DC/DC Controller in SOT-23,” Linear Technology Inc., Oct. 1999.
[12] X. Zhou, Mauro Donati, Luca Amoroso, and F. C. Lee, “Improved Light-Load Efficiency for Synchronous Rectifier Voltage Regulator Module,” IEEE Transactions on Power Electronics, vol. 15, pp. 826-834, Sep. 2000.
[13] X. Zhou, Mauro Donati, Luca Amoroso, and F. C. Lee, “Improve Light Load Efficiency for Synchronous Rectifier Buck Converter,” Applied Power Electronics Conference and Exposition, APEC, vol. 1, pp. 295-302, 1999.
[14] Behzad Razavi, “Design of Analog CMOS Integrated Circuits,” McGraw-Hill, Inc., 1997.
[15] Ka Nang Leung and Mok, P.K.T., “A Sub-1-V 15-ppm/℃ CMOS Bandgap Voltage Reference Without Requiring Low Threshold Voltage Device,” IEEE J. Solid-State Circuits, pp. 526 -530, Apr 2002.
[16] R.Jacob Baker, Harry W. Li and David E. Boyce “CMOS circuit design, layout, and simulation,” IEEE press, John Wiley and Sons, Inc., 1998.
[17] David A. Johns and Ken Martin, “Analog Integrated Circuit Design,” John Wiley and Sons, Inc., 1997.
[18] Phillip E. Allen and Douglas R. Holberg, “CMOS Analog Circuit Design,” Oxford university press, 2002.