本論文提出如何利用堆疊式閘極介電層(金屬-氮化矽-氧化層)之結構，在系統化面板上實現製程相容之非揮發性記憶體。在資料儲存上，此內嵌式N通道金屬-氮化矽-氧化層單次寫入薄膜記憶體可應用在NOR陣列上，透過字元閘及位元端之分壓操作，可提供較高的寫入效率及干擾免疫特性。利用通道FN穿隧電子之寫入，能夠達到低功率輸出及較優異的資料保存特性。本元件對於低溫複晶矽製程而言，可作為一理想的單次寫入記憶體。針對有機發光二極體應用上，本論文提出在不改變傳統的低溫多晶矽驅動畫素電路下，利用新型的電流提升技術來調整P通道薄膜電晶體的臨界電壓值，以促進驅動電流之一致性，使得顯示面板上之亮度不均勻性能在產品測試期間達成修復，不需要任何外部的記憶體或是額外的補償電路。此項技術已成功的在2.4吋之有機發光二極體面板上驗證，達到顯著的修復效果。

In this study, a nonvolatile memory realized by fully-compatible LTPS process is investigated for various novel applications. For data storage, the embedded N-channel Metal-Nitride-Oxide-Silicon (MNOS) One-Time-Programmable (OTP) cell arranged in a NOR array architecture is demonstrated. Furthermore, fast program efficiency and high disturb immunity are obtained by divided voltages on wordline (WL) and bitline (BL). Through channel FN programming, superior data retention as well as low power operation are therefore achieved. The new embedded MNOS cell has provided a promising one-time-programming memory solution on the LTPS panels’ applications. For AMOLED (Active Matrix Organic Light-Emitting Displays), the proposed innovative current boosting scheme can adjust the threshold voltage level of a P-channel TFT in the OLED driver circuit. Thus, the uniformity of the driving current can be greatly improved without any change on the conventional 2-TFTs and 1-capacitor pixel circuit. The mura recovery of operation can be performed during product testing steps without any external memory modules or additional compensation circuits. This current boosting scheme has been successfully verified in a 2.4-inch AMOLED panel with significant uniformity enhancement.

[1] Jung-Hoon Oh, Hoon-Ju Chung, Nae-In Lee, and Chul-Hi Han,”A high-endurance low-temperature polysilicon thin-film transistor EEPROM cell,” IEEE Electron Device Lett.,vol.21.,NO.6.JUNE 2000,pp. 304.
[2] Satoshi Inoue, Suwa ; Piero Migliorato, Cambridge, "Semiconductor device with memory function and method of manufacture," US Patent # 7,221,016 B2,May 22,2007.
[3] AS. Grove. In: “Physics and technology of semiconductor devices.”Wiley, New York, 1967.
[4] Y. Kuo “Plasma enhanced chemical vapor deposited silicon nitride as a gate dielectric film for amorphous silicon thin film transistors—A critical review,” Vacuum, vol. 51, Dec. 1998, pp. 741.
[5] T. Sameshima, S. Usui, and M. Sekiya “XeCl excimer laser annealing used in the fabrication of poly-Si TFT’s” IEEE Electron Device Letters., vol.EDL-7, No.5, 1986, pp. 276.
[6] A. V. Ferris-Prabhu, “Theory of MNOS memory device,” IBM J. Res. Dev, 1973, pp. 125.
[7] F. Ito, Y. Kawashima, T. Sakai, Y. Kanamaru, Y. Ishii, M. Mizuno, T. Hashimoto, T. Ishimaru, T. Mine, M. Matsuzaki, H. Kume, T. Tanaka, Y. Shinagawa, T. Toya, K. Okuyama, K. Kuroda, and K. Kuboda, “A novel MNOS technology using gate hole injection in erase operation for embedded nonvolatile memory applications,” Symp. VLSI Tech. Dig., 2004, pp. 80.
[8] Y. C. Lin ', C. SI. Lail, S. S. Chung', Evans Yang', S. Pittikoud, S. -M. Tzeng3, and C. C. -H. Hsu, “A Highly Reliable NAND Structure Flash Memory Capable for Low Voltage Operation,” Proc. IEEE Int. Rel. Phys. Symp., Apr, 2005, pp. 666.
[9] A. V. Ferris-Prabhu, “Theory of MNOS memory device,” IBM J. Res. Dev, 1973, pp. 125.
[10] O. K. Lui and P. Migliorato, “A new generation-recombination model for device simulation including the Poole–Frenkel effect and phonon assisted tunneling,” Solid State Electron., vol. 41, 1997, pp. 575.
[11] Ananth Dodabalapur, Junji Kido “Special issue on organic and poly Simeric active devices” IEEE Trans. On Electron Devices., Vol. 44, No. 8, Aug, 1997, pp.1185.
[12] R. Dawson, Z. Shen, D. A. Furest, S. Connor, J. Hsu, M. G. Kane,R. G. Stewart, A. Ipri, C. N. King, P. J. Green, R. T. Flegal, S. Pearson,W. A. Tang, S. Van Slyke, F. Chen, J. Shi, M. H. Lu, and J. C. Sturm,“The impact of the transient response of organic light emitting diodes onthe design of active matrix OLED displays,” IEDM Tech. Dig., 1998, pp. 875–878.
[13] A.Nathan, A.Kumar, K.Sakariya, P.Servati, S.Sambandan, and D.Striakhilev, “Amorphous silicon thin film transistor circuit integration for Organic LED displays on glass and plastic”, in IEEE Jornal Of Solid-State Circuits, Vol.39, 2004, pp.1477-1486.
[14] A. Nathan, G. R. Chaji, and S. J. Ashtiani, “Driving Schemes for a-Si and LTPS AMOLED displays,” in J. Display Technol, Vol. 1, No. 2, Dec. 2005, pp. 267–277.
[15] S. H. Jung, W. J. Nam and M. K. Han “A new voltage-modulated AMOLED pixel design compensating for threshold voltage variation in poly-Si TFTs,” IEEE Electron Device Lett., vol. 25, Oct. 2004, pp. 690.
[16] S. J. Bae, H. S. Lee, J. Y. Lee, J. Y. Park, and C.W. Han, “A novel pixel design for an active matrix organic light emitting diode display,” Proc. IDRC, 2000, pp. 358.
[17] J. H. Lee, W. J. Nam, S. H. Jung, and M. K. Han, “A new current scaling pixel circuit for AMOLED,” IEEE Electron Device Lett., vol. 25, no. 5, May 2004, pp. 280.
[18] Shahin J. Ashtiani, G. Reza Chaji, andArokia Nathan,”AMOLED pixel circuit with electronic compensation of luminance degradation,” IEEE Journal of Display Technology, vol.3 , no. 1,Mar 2007, pp. 36
[19] D. Frohman-Betchkoswy and M. Lenzlinger, “Charge transport and storage in metal-nitride-oxide-silicon (MNOS) structures,” J. Appl. Phys., vol. 408, no. 8, 1969, pp. 3307.
[20] C. C. Yeh, W. J. Tsai, T. C. Lu, H. Y. Chen, H. C. Lai, N. K. Zous, G. D. You, S. K. Cho, C. C. Liu, F. S. Hsu, L. T. Huang, W. S. Chiang, C. J. Liu, C. F. Cheng, M. H. Chou, C. H. Chen, T. Wang, W. Ting, S. Pan, and C. Y. Lu, “Novel operation schemes to improve device reliability in a localized trapping storage SONOS-type Flash memory,” IEDM Tech. Dig., 2003, pp. 7.5.1.