中文摘要
積體電路的運算速度藉著CMOS電晶體依循摩爾定律的微縮演進不斷提昇，為了實現更豐富多元性及高效能的設計，高壓元件應用在日益新穎的電子產品中的需求逐漸成長。因此，為了滿足大部分消費性電子設計規格，我們在0.18μm製程上開發了一個高壓功率元件平台(BCD platform)，提供介於5V 至 70V之間操作的各種高壓元件。為了降低導通時的功率損耗，特別針對元件的導通電阻加以改善，相較於國際大廠在整合型功率元件所發表的效能，我們所提供的元件在導通電阻上達到15至40%的改善。
對於特定的應用規格，高壓元件的開發常會採用不同的結構工藝及改善技法，以提供最佳元件效能，尤其是這類的高壓功率元件平台，更要仔細考慮各元件與應用端的聯結。Kirk 效應是高壓元件中常見的現象，通常會改變元件的電場分佈或衝擊游離的產生機制等，間接影響元件特性或可靠度的退化行為，而Kirk效應在不同的電壓條件、漂移區的摻雜狀況或者是結構設計都會出現不一樣的影響結果。因此，研究高壓元件時常會觀察到許多獨特的特徵曲線及可靠度退化機制，這些現象常常迥然不同於傳統的電晶體理論模型。
本論文將闡述此高壓功率元件平台的設計重點及其優異成果的展示，同時也針對開發過程中所觀察到的非典型元件特性行為進行深入的探討。

Abstract
With the evolution of Moore’s law in CMOS technologies, the demands of high-voltage MOSFET transistors (HVMOS) are also rapidly increasing for the diversifications and functionalities in modern electronic product. For the reason, a 0.18μm BCD platform is developed for major consumer applications. This platform consists of modular processes with comprehensive device options in 5V to 70V ratings. To improve the conduction loss, 15~40% reduction of device on-resistance are achieved compared to state-of-art industrial IC-based competitors.
Due to specific application requirements, various architectures as well as design techniques are introduced to construct the HVMOS in this BCD platform. It is known that the Kirk’s effect usually dominates the electric field distribution and impact-ionization generation. The influence is significant to device characteristics and the reliability degradations but varying with operation voltage, drift region profile, doping concentration and device architecture. Consequently, exceptional device characteristics and hot-carrier-injection (HCI) degradation behaviors are quite prevalent and distinct from the traditional understandings.
In the dissertation, the design considerations and the achievements of the BCD platform are demonstrated. A few cases with respect to the atypical device characteristics while developing the BCD technology are comprehensively investigated as well.

[1]IDF 2011 US Day 1 Keynote (Part 1), Paul Otellini
[2]“More-than-Moore” white paper by ITRS, 2010
[3]M. Darwish, “Low Voltage Power Devices for Portable Systems”, in short courses of ISPSD, pp. 3, 2005
[4]B. Murari, “Smart Power Technology and the Evolution from Protective Umbrella to Complete System,'' IEDM, pp.9-15, 1995.
[5]B. J. Baliga, ``An Overview of Smart Power Technology,'' IEEE Trans. Electron Devices, vol. ED-38, no. 7,pp. 1568-1574, 1991.
[6]N. Aiello, A. L. Barbera, and S. Sueri, ``Smart Power Transistors for Electronic Ballasts,'' Proc. Applied Power Electronics Conference and Exposition, vol. 1, pp. 23-27, 1997.
[7]B. Murari, C. Contiero, R. Gatiboldi, S. Sueri, and A. Russo, ``Smart Power Technologies Evolution,'' Proc. Industry Applications Conference, vol. 1, pp. 10-19, 2000.
[8]B. Murari, F. Bertotti, and G. A. Vignola, Smart Power ICs. Berlin, Heidelberg, New York: Springer, 1996.
[9]R. K. Williams, K. Amberiadis, and D. Angst, ``Smart-Power Devices Seek Wiser CAE Tools,'' Circuits Devices, pp. 20-26, 1991.
[10]S. Finco and F. H. Behrens, ``Smart Power IC for DC-DC Low Power Regulation,'' Proc. Industry Applications Conference, vol. 1, pp. 1204-1211, 1992.
[11]J. A. Appels and H. M. J. Vaes, ``HV Thin Layer Devices (RESURF Devices),'' IEDM, pp. 238-241, 1979.
[12]A. W. Ludikhuize, ``A Revew of RESURF Technology,'' ISPSD,2000, pp. 11-18
[13]T. Efland, S. Malhi, W. Bailey, O. K. Kwon, and W. T. Ng,``An Optimized RESURF LDMOS Power Device Module Compatible with Advanced Logic Processes,'' Proc. Intl. Electron Devices Meeting, pp. 237-240, 1992.
[14]A. Parpia and C. A. T. Salama, ``Optimization of RESURF LDMOS Transistors an Analytical Approach,'' IEEE Trans. Electron Devices, vol. ED-37, no. 3, pp. 789-796, 1990.
[15]Hower, P.L., “Safe operating area—A new frontier in Ldmos design,” in Proc. ISPSD, 2002, pp. 1–8.
[16]Hower, P.L. and Pendharkar, S., “Short and Long-term safe operating area considerations in LDMOS transistors”, IRPS, 2005, pp. 644 - 645
[17]T. Maloney and N. Khurana, “Transmission line pulsing techniques for circuit modeling of ESD phenomena,” in Proc. EOS/ESD Symp., 1985, pp. 49–54.
[18]P. Moens and G. Van den bosch, “Characterization of total safe operating area of lateral DMOS transistors,” IEEE Trans. Device Mater. Rel., vol. 6, no. 3, pp. 349–357, Sep. 2006.
[19]P. Hower, C. Tsai, S. Merchant, T. Efland, S. Pendharkar, R. Steinhoff, and J. Brodsky, “Avalanche-induced thermal instability in LDMOS transistors,” ISPSD, 2001, pp. 153–156.
[20]H. L. Chou, P. C. Su, J. C. W. Ng, P. L. Wang, H. T. Lu, C. J. Lee, W. J. Syue, S. Y. Yang, Y. C. Tseng, C. C. Cheng, C. W. Yao, R. S. Liou, Y. C. Jong, J. L. Tsai, Jun Cai, H. C. Tuan, C.F. Huang, J.Gong, “ 0.18 μm BCD Technology Platform with Best-in- Class 6 V to 70 V Power MOSFETs”, ISPSD，2012, pp. 401-404
[21]S. Pendharkar, R. Pan, T. Tamura, B. Todd, and T. Efland, "7 to 30 V State-of-art Power Device Implementation in 0.25 μm LBC7 BiCMOS-DMOS Process Technology", ISPSD, Kitakyushu, Japan, pp. 419-422, May 2004.
[22]D. Riccardi, A. Causio, I. Filippi, A. Paleari, L. V. A. Pregnolato, P. Galbiati, and C. Contiero, "BCD8 from 7 V to 70 V: A New 0.18 μm Technology Platform to Address the Evolution of Applications towards Smart Power ICs with High Logic Contents", ISPSD, Jeju, Korea, pp. 73-76, May 2007.
[23]K. Shirai, K. Yonemura, K. Watanabe, and K. Kimura, "Ultra-Low On-Resistance LDMOS Implementation in 0.13 μm CD and BiCD Process Technologies for Analog Power ICs", ISPSD, Barcelona, Spain, pp. 77-80, June 2009.
[24]I.-Y. Park, Y.-K. Choi, K.-Y. Ko, C.-J. Yoon, Y.-S. Kim, M.-Y. Kim, H.-T. Kim, H.-C. Lim, N.-J. Kim, and K.-D. Yoo, "Implementation of Buffered Super-Junction LDMOS in a 0.18 μm BCD Process", ISPSD, 2009, pp. 192-195
[25]K.-Y. Ko, I.-Y. Park, Y.-K. Choi, C.-J. Yoon, J.-H. Moon, K.-M. Park, H.-C. Lim, S.-Y. Park, N.-J. Kim, K.-D. Yoo, and L. N. Hutter, "BD180LV - 0.18 μm BCD Technology with Best-in-Class LDMOS from 7 V to 30 V", ISPSD, Hiroshima, Japan, pp. 71-74, June 2010.
[26]P. Hower, J. Lin, S. Pendharkar, B. Hu, J. Arch, J. Smith, and T. Efland, “A Rugged LDMOS for LBC5 Technology”, ISPSD, Santa Barbara, CA, USA, pp. 327-330, May 2005.
[27]J. Lin and P. L. Hower, “Two-Carrier Current Saturation in a Lateral DMOS”, ISPSD, Naples, Italy, pp.89-92, June 2006.
[28]S. Reggiani, E. Gnani, A. Gnudi, G. Baccarani, M. Denison, S. Pendharkar, R. Wise, and S. Seetharaman,“Investigation on Saturation Effects in the Rugged LDMOS Transistor”, ISPSD, Barcelona, Spain, pp. 208-211, June 2009.
[29]T. Sakuda, N. Sadachika, Y. Oritsuki, M. Yokomichi, M. Miyake, T. Kajiwara, H. Kikuchihara, U. Feldmann, H. J. Mattausch, and M. Miura-Mattausch, “Effect of Impact-Ionization-Generated Holes on the Breakdown Mechanism in LDMOS Devices”, SISPAD, San Diego, CA, USA, pp. 214-217, Sep. 2009.
[30]S. Reggiani, G. Baccarani, E. Gnani, A. Gnudi, M. Denison, S. Pendharkar, R. Wise, and S. Seetharaman, “Explanation of the Rugged LDMOS Behavior by Means of Numerical Analysis”, TED, vol. 56, no. 11, pp. 2811-2818, Nov. 2009.
[31]S. Mouhoubi, F. Bauwens, J. Roig, P. Gassot, P. Moens, and M. Tack, “Solutions to Improve Flatness of Id-Vd Curves of Rugged nLDMOS”, ISPSD, San Diego, CA, USA, pp. 200-213, May 2011.
[32]C. C. Cheng, H. L. Chou, F. Y. Chu, R. S. Liou, Y. C. Lin, K. M. Wu, Y. C. Jong, C. L. Tsai, Jun Cai, and H. C. Tuan,“Investigation of Parasitic BJT Turn-On Enhanced Two-Stage Drain Saturation Current in High-Voltage NLDMOS”, ISPSD, San Diego, CA, USA, pp. 208-211, May 2011.
[33]TSUPREM-4, Synopsys, Inc. ver. 2006.6.
[34]MEDICI, Synopsys, Inc. ver. 2006.6.
[35]A. W. Ludikhuize, “Kirk Effect Limitations in High Voltage IC’s”, ISPSD, 1994,pp. 249-252
[36]C. Canali, G. Majni, R. Minder, and G. Ottaviani, “Electron and Hole DriftVelocity Measurements in Silicon and Their Empirical Relation to Electric Field and Temperature,” TED, vol. 22, no. 11, pp. 1045-1047, Nov. 1975.
[37]D. J. Massey, J. P. R. David, and G. J. Rees, “Temperature Dependence of Impact Ionization in Submicrometer Silicon Devices”,TED, vol. 53, no. 9, pp. 2328-2334, Sep. 2006.
[38]E. Riedlberger, R. Keller, H. Reisinger, W. Gustin, A. Spitzer, and M.Stecher, “Modeling the lifetime of a lateral DMOS transistor in repetitive clamping mode.” IEEE IRPS, p.175, 2010.
[39]Y. Huang, J. Shih, Y. Lee, S. Hsieh, C. Liu, K. Wu, and H. Chou, “Investigation of monotonous increase in saturation region drain current during hot carrier stress in N-type lateral diffused MOSFET with STI.” IRPS,2010, p.170
[40]Goran S. Ristic´,a) Momcˇilo M. Pejovic´, and Aleksandar B. Jaksˇic´, “Modelling of kinetics of creation and passivation of interface traps in etal-oxide-semiconductor transistors during postirradiation annealing”, J. Appl. Phys. VOL. 83, NO. 6, March 1998, pp. 2994-3000
[41]Suk Joo Bae, Seong-Joon Kim, Way Kuo, Fellow, IEEE, and Paul H. Kvam, “Statistical Models for Hot Electron Degradation in Nano-Scaled MOSFET Devices”, IEEE TRANSACTIONS ON RELIABILITY, VOL. 56, NO. 3, SEPTEMBER 2007, pp.392-400
[42]O. Penzin, A. Haggag, W. McMahon, E. Lyumkis, and K. Hess,“MOSFET degradation kinetics and its simulation, ”IEEE Trans. On Electron Devices, Vol. 50, pp. 1445–1450, 2003.
[43]Stephane Bach, Fabio Borella, Juri Cambieri, Giansalvo Pizzo, Alessandro Causio, Laura Atzeni, Damiano Riccardi, Lucia Zullino, Giuseppe Croce, Alessandro Nannipieri.,“Simulation of Off-State degradation at high temperature in High Voltage NMOS transistor with STI architecture”, ISPSD’2010, pp. 189-192.
[44]S. Reggiani, S. Poli, E. Gnani, A. Gnudi, G. Baccarani, M. Denison, S. Pendharkar, R.Wise, and S. Seetharaman,“Analysis of HCS in STI-based LDMOS transistors”, IRPS, 2010, pp. 881-886.
[45]F. Bauwens, M. Nelson, M. Tack, “Electron trapping and interface trap generation in drain extended pMOS transistors”, in Proc. of IRPS’05, April 17-21, 2005, pp. 555–559
[46]T. Pompl, M. Kerber, H. Wurzer, I. Eisele, “Contribution of interface traps to valence band electron tunneling in PMOS devices”, ESSDERC, Year: 2000, Page(s): 292–295
[47]Y. Hiruta, K. Maeguchi, K. Kanzaki, “Impact of hot electron trapping on half micron PMOSFETs with p+poly Si gate”, IEDM, 1986, Page(s): 718-721
[48]S. Park, J. Kang, B. So, D. Baek, “Gate oxide integrity by initial gate current”, IRW, Year:2009, Page(s): 113 – 116
[49]R. Moonen, P. Vanmeerbeek, G. Lekens, W. De Ceuninck, P. Moens, J. Boutsen, “Study of Time-Dependent Dielectric Breakdown on Gate Oxide Capacitors at High Temperature Study of Time-Dependent Dielectric Breakdown on Gate Oxide Capacitors at High Temperature”, IPFA, Year: 2007, Page(s): 288 – 291
[50]A. Teramoto, H. Umeda, K. Azamawari, K. Kobayashi, K. Shiga, J. Komori, Y. Ohno, H. Miyoshi, “Study of oxide breakdown under very low electric field “, IRPS, Year: 1999 , Page(s): 66 – 71
[51]M. Kimura, “Field and temperature acceleration model for time-dependent dielectric breakdown”, TED, Year: 1999 , Page(s): 220–229
[52]M.F. Karim, S. Shaari, B.Y. Majlis, “Time dependent oxide SiO2 breakdown in MOSFET: a consequence of quantum mechanical tunneling of electrons”, ICSE, Year: 1996 , Page(s): 302 - 308
[53]P. Moens, G. Bosch, and G. Groeseneken, “Hot-Carrier Degradation Phenomena in Lateral and Vertical DMOS Transistors.” IEEE Trans. On Electron Devices, Vol. 51, no. 4, p. 623, 2004.
[54]J. Chen, K. Wu, K. Lin, Y. Su, and S. Hsu, “Hot-Carrier Reliability in Submicrometer 40V LDMOS Transistors with thick Gate Oxide.” IEEE IRPS, p.560, 2005.
[55]C. Cheng, J. Lin, T. Wang, T. Hsieh, J. Tzeng, Y. Jong, R. Liou, S. Pan, and S. Hsu, “Physics and Characterization of Various Hot-Carrier Degradation Modes in LDMOS by Using a Three-Region Charge-Pumping Techniquel.” , IEEE Trans. on Device and Material Reliability, Vol. 6, no. 3, p. 358, 2006.
[56]K. Wu, J. Chen, Y. Su, J. Lee, Y. Lin, S. Hsu, and J. Shih,“Anomalous Reduction of Hot-Carrier-Induced ON-Resistance Degradation in n-Type DEMOS Transistors.” IEEE Trans. on Device and Material Reliability, Vol. 6, no. 3, p.371, 2006
[57]S. Chen, J. Chen, J. Lee, K. Wu, C. M. Liu, and S. L. Hsu,“Anomalous Hot-Carrier-Induced Increase in Saturation-Region Drain Current in n-Type Lateral Diffused Metal–Oxide–Semiconductor Transistors.” TED, Vol. 55, no. 5, p. 1137, 2008.
[58]Chenming Hu; Simon C. Tam; Fu-Chieh Hsu; Ping-Keung Ko; Tung-Yi Chan; Terrill, K.W., “Hot-electron-induced MOSFET degradation- Model, monitor, and improvement” TED, 1985, pp. 375 – 385, Vol: 32 , Issue: 2
[59]Waisum Wong; Icel, A.; Liou, J.J.,” A model for MOS failure prediction due to hot-carriers injection”, Electron Devices Meeting, 1996., IEEE Hong Kong, 1996 , pp. 72-76
[60]”Fundamentals of Solid-state Electronics”, Chih-Tang Sah, June 1993, page(s): 780-790
[61]O'Donovan, V., Deignan, A., Moloney, K., Daly, P., Doyle, D., Molyneaux, J., "Investigation of High-Voltage MOSFET Reliability in IKIRK Region", Device and Materials Reliability, IEEE Transactions, pp. 197–199, Vol: 7, Issue: 1, 2007
[62]K. M. Wu, J. F. Chen, Y. K. Su, J. R. Lee, K. W. Lin, J. R. Shih, and S. L. Hsu, “Effects of gate bias on hot-carrier reliability in drain extended metal-oxide-semiconductor transistors“, Appl. Phys. Lett. 89, 183522 (2006)
[63]Mingzhi Dai, "Lifetime Model for Advanced N-Channel Transistor Hot-Carrier-Injection Degradation", Electron Device Letters, IEEE, On page(s): 525 - 527 Volume: 31, Issue: 6, June 2010
[64]M. S. Shekar, R. K. Williamms, M. Cornell, M. Y. Luo and M. Darwish “Hot electron degradation and unclamped inductive switching in submicron 60-V lateral DMOS”, IRPS, 1998 , Page(s): 383 – 390
[65]Mistry, K.; Doyle, B.S.,” An empirical model for the Leff dependence of hot-carrier lifetimes of n-channel MOSFETs”,Electron Device Letters, IEEE Volume: 10 , Issue: 11, Year: 1989 , Page(s): 500 – 502
[66]Bellens, R.; Heremans, P.; Groeseneken, G.; Maes, H.E.” On the channel-length dependence of the hot-carrier degradation of n-channel MOSFETs” Electron Device Letters, IEEE, Volume: 10 , Issue: 12, 1989, pp. 553–555
[67]D. Brisbin, P. Lindorfer and P. Chaparala "Substrate current independent hot carrier degradation in NLDMOS devices", Proc. IEEE Int. Rel. Phys. Symp., pp.329 2006
[68]Zhi Chen, Karl Hess, Jinju Lee, Lyding, J.W., Rosenbaum, E., Kizilyalli, I., Chetlur, S., Huang, R., "On the mechanism for interface trap generation in MOS transistors due to channel hot carrier stressing", EDL,2000, pp. 24-26, Vol: 21, Issue: 1
[69]Driussi, F., Esseni, D.,Selmi, L., "On the electrical monitor for device degradation in the CHISEL stress regime", Electron Device Letters, IEEE, On page(s): 357 - 359 Volume: 24, Issue: 5, May 2003
[70]Chen, Jone F.; Chen, Shiang-Yu; Wu, Kuo-Ming; Liu, C. M. “Channel length dependence of hot-carrier-induced degradation in n-type drain extended metal-oxide-semiconductor transistors” Applied Physics Letters, on page(s): 223504 - 223504-3,Volume: 93 , Issue: 22, Year: 2008
[71]Sentaurus Device User Guide, version C-2009.06, Synopsys Inc., 2009
[72]H. Kufluoglu, M, Ashraful Alam,“A Geometrical Unification of the Theories of NBTI and HCI Time-Exponents And Its Implications for Ultra-Scaled Planar and Surround-Gate MOSFETS”, Electron Devices Meeting, 2004. Page(s): 113–116
[73]Chenming Hu, “Lucky-electron model of channel hot electron emission” Electron Devices Meeting on page(s): 22–25, Volume: 25, 1979
[74]T.P. Chen, Li. Stella, S. Fung, K.F. Lo,“Interface trap generation by FN injection under dynamic oxide field stress”, Electron Devices, IEEE Transactions, on Page(s): 1920–1926, Volume: 45 , Issue: 9z Volume: 45 , Issue: 9, 1998
[75]H. Miura, S. Ikeda, and N. Suzuki, “Effect of mechanical stress on reliability of gate-oxide film in MOS transistors,” in IEDM Tech. Dig., 1996, p. 743-746.
[76]CAO Yan-Rong, MA Xiao-Hua, HAO Yue., "Effect of Channel Length and Width on NBTI in Ultra Deep Sub-Micron PMOSFETs." Chin. Phys. Lett., 2010, 27(3): 037301.
[77]Kazunari Ishimaru, Jone F. Chen, and Chenming Hu,“Channel Width Dependence of Hot-Carrier Induced Degradation in Shallow Trench Isolated PMOSFETs”, IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 46, NO. 7, JULY 1999, pp. 1532-1536
[78]Ishimaru, K.; Matsuoka, F.; Takahashi, M.; Nishigohri, M.; Okayama, Y.; Unno, Y.; Yabuki, M.; Umezawa, K.; Tsuchiya, N.; Fujii, O.; Kinugawa, M., “Mechanical stress induced MOSFET punch-through and process optimization for deep submicron TEOS-O3 filled STI device”, VLSI, Tech. Dig., 1997, pp. 123-124.