簡易檢索 / 詳目顯示

研究生: 陳重凱
論文名稱: 低耗能即時系統設計
Design An Energy Efficiency Real-Time System
指導教授: 黃泰一
口試委員:
學位類別: 碩士
Master
系所名稱: 電機資訊學院 - 資訊工程學系
Computer Science
論文出版年: 2006
畢業學年度: 94
語文別: 英文
論文頁數: 24
中文關鍵詞: 低耗能
相關次數: 點閱:2下載:0
分享至:
查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報
  • 當在設計一個低耗能的即時系統時,我們需要考慮如何在有耗電量的限制下,選取能夠滿足使用者需求及耗電量限制的應用程式在這個即時系統上執行。其中,每個應用程式都是從一個相對應的應用程式族中選取出來的。所謂的應用程式族指的是一組應用程式的集合,這些在同一個應用程式族的軟體,他們有同樣的功能並且在相同的電腦硬體結構下執行,但是仍有些許的相異處。

    為了設計一個低耗能的即時系統,我們可能在調校軟體耗電量的過程中,發展出一系列軟體,這些軟體會被歸類在同一個應用程式族中。在一個應用程式族裡的成員是被視為具有相同功能的,但是他們可能有高低品質的差異及不同的耗電量。舉例來說,一個程式設計者在編譯程式時,可以藉由下不同的參數來產生出不同版本的軟體.其中一個版本所編譯出的指令集可能執行的速度較快,但是耗電量大,而另一個版本雖然耗電量較小,但執行時間卻較長。

    剛才已經提到過,為了要滿足在即時系統上耗電量及時間的限制,我們必須從每一個應用程式中選取一個適當的版本來達到這個目的。但是要從所有的應用程式族裡找到一組最佳組合是一個NP-hard的問題。因此,當整個在即時系統上的程式的週期都一樣時,我們提出一個虛擬多項式演算法(Pseudo-polynomial time algorithm)來解決這個問題。而當週期不完全相同時,我們則提出了一個誘導式演算法(Heuristic algorithm)。

    更進一步,當我們考慮硬體在不同模式下的耗電量差異時,即當我們將即時系統的動態功率管理(RT-DPM)也用到系統中時,所要面對的情況又更複雜了。因此,當我們將RT-DPM用在即時系統上時,我們提供了一個估計應用程式耗電量的式子來達到耗電量的近似估計,再結合剛才的誘導式演算法,即可以有效縮短整個低耗能即時系統的設計時間。


    To design an energy efficiency real-time system, it relates to chose appropriate applications running concurrently under the energy budget constraint from different application families. An application family is a set of software having common assets and sharing architectural properties.

    For low power design, each member in the same family is designed to deliver different quality with different energy consumption. Many software implementation strategies are available to provide different quality level. For example,
    programmers can configure the parameters of the compiler to
    generate a set of codes for the same application. That is,
    for the same application, we can generate a version of codes with high performance instructions, and another one with low performance instructions but consume less energy to meet specific energy budget. They are all regarded as members of the same application family.

    To satisfy the energy and timing constraint of the real-time
    system, we should chose a appropriate application from each application family. Since to choose the optimal combination of tasks from application families under timing and energy constraints is NP-hard, we propose a pseudo-polynomial time algorithm to find an optimal solution for the frame base task set and a heuristic algorithm for the general cases.

    Furthermore, if we consider the energy consumption of devices when applying real-time Dynamic Power Management (RT-DPM) policy, it becomes a more difficult problem. So,
    we propose another energy estimation equation to help the
    designers to estimate the energy consumption of a task when
    applying RT-DPM. After combing the heuristic algorithm and the energy estimation equation , the time complexity to find the solution of the problem when applying RT-DPM can be
    reduced significantly.

    Based on this algorithm, we developed a tool to provide constructive instructions in tuning system parameters for meeting a specific energy budget. We use an intelligent home case study to demonstrate its role in the low power
    design cycle. The experiment results shows that the tool can significantly reduce the design cycle of a low-power real-time embedded system.

    Contents 1 Introduction 4 2 System Model and Problem Statement 6 2.1 System Model . . . . . . . . . 6 2.2 Problem Statement and Complexity anaalysis . . 6 3 Optimal Algorithm 9 3.1 Frame Base Task Set . . . . .. 9 3.2 Selection Algorithm . . . . . . 10 4 Energy Consumption of I/O subsystem 13 4.1 Device Utilization. . . . . . . 13 4.2 Energy Estimate Equation . . . 14 5 Case Study: Intelligent Home Application 16 6 Experimental Results 19 6.1 Experimental Setup . . . . . 19 6.1.1 Effect of UD . . . . .. . . . 20 7 Conclusion 22

    [1] M. Anand, E. B. Nightingale, and J. Flinn. Ghosts in the machine: interfaces for better power
    management. In MobiSYS ’04: Proceedings of the 2nd International Conference on Mobile
    Systems, Applications, and Services, pages 23–35. ACM Press, 2004.
    [2] I. Choi, H. Shim, and N. Chang. Low-power color TFT LCD display for hand-held embedded
    systems. In ISLPED ’02: Proceedings of the 2002 International Symposium on Low Power
    Electronics and Design, pages 112–117. ACM Press, 2002.
    [3] F. Cottet, J. Delacroix, C. Kaiser, and Z. Mammeri. Scheduling in Real-Time Systems. Wiley,
    2002.
    [4] C. Im, S. Ha, and H. Kim. Dynamic voltage scheduling with buffers in low-power multimedia
    applications. ACM Transactions on Embedded Computing Systems, 3(4):686–705, November
    2004.
    [5] D. I. Katcher, H. Arakawa, and J. K. Strosnider. Engineering and analysis of fixed priority
    schedulers. IEEE Transactions on Software Engineering, 19(9):920–934, September 1993.
    [6] N. Kim, M. Ryu, S. Hong, M. Saksena, C. H. Choi, and H. Shin. Visual assessment of a
    real-time system design: a case study on a CNC controller. In RTSS ’96: Proceedings of the
    17th IEEE Real-Time Systems Symposium. IEEE Computer Society, 1996.
    [7] W. Kim, J. Kim, and S. L. Min. Dynamic voltage scaling algorithm for fixed-priority real-time
    systems using work-demand analysis. In ISLPED ’03: Proceedings of the 2003 International
    Symposium on Low Power Electronics and Design, pages 396–401. ACM Press, 2003.
    [8] R. Krishnapura, S. Goddard, and A. Qadi. A dynamic real-time scheduling algorithm for reduced
    energy consumption. Technical Report TR-UNL-CSE-2004-0009, University of Nebraska
    Lincoln, 2004.
    [9] Atkins M. and Subramaniam R. Pc software performance tuning. IEEE Computer, 29:47–54,
    1996.
    [10] T. Simunic, L. Benini, A. Acquaviva, P. Glynn, and G. De Micheli. Dynamic voltage scaling
    and power management for portable systems. In DAC ’01: Proceedings of the 38th Conference
    on Design Automation, pages 524–529. ACM Press, 2001.
    [11] V. Swaminathan and K. Chakrabarty. Energy-conscious, deterministic I/O device scheduling in
    hard real-time systems. IEEE Transactions on Computer-Aided Design of Integrated Circuits
    and Systems, 22(7):847–858, July 2003.
    [12] M. A. Viredaz and D. A. Wallach. Power evaluation of a handheld computer. IEEE Micro,
    23(1):66–74, January 2003.

    無法下載圖示 全文公開日期 本全文未授權公開 (校內網路)
    全文公開日期 本全文未授權公開 (校外網路)

    QR CODE