在此文中，我們實踐了對晶片內電路(network-on-chip)加上內建自我測試電路(BIST)方法並做測試。此方法使用了轉換延遲錯誤模型(transition fault model)和TG2(Transaction Generator 2)中的二維網絡模型。將內建自我測試電路產生的測試樣本測試晶片內電路的處理單元，且利用晶片內電路的內建交換機傳遞包裹(Packages)至其他晶片內電路中的處理單元做測試。此內建自我測試電路對晶片內電路中的處理單元一起分享測試樣本產生器(Test Pattern Generator)和多輸入特徵寄存器(Multiple-Input Signature Register)。每個處理單元有自己的測試控制器(Test Controller)會連到中央測試控制器(Central Test Controller)。由中央測試控制器下達命令至每個處理單元自己的測試控制器以決定每個處理單元的動作，像是對某個處理單元傳遞資料做內建自我測試。而我們最主要的目標就是減少內建自我測試電路的面積和增進整個內建自我測試電路的效能以提高錯誤涵蓋率(Fault coverage)。

In this thesis, we present a built-in self-test methodology for testing the network-on-chip (NoC). This methodology uses transition fault model. And the NoC model is a 2-dimensional mesh which is TG2 benchmark. The proposed method is using BIST to generate test patterns to test processing element. And utilize inter-switch to send packets to test other processing element in NoC communication infrastructure. And this BIST design is sharing test pattern generator (TPG) and multiple-input signature register (MISR) for all processing elements. Every processing element has a test controller, all of these test controller chain together, and connect to the central test controller. Control signals sending to which processing element and the action of processing element will be decided by the central test controller, such as assign which router to test circuit. Our propose target is to decrease area overhead and improve performance for this BIST architecture.

[1] C.E Stroud, A Designer’s Guide to Build-in Self-Test. Kluwer Academic
publishers, Boston, 2002.

[2] P. Bernardi, G. Masera, F. Quaglio, and M. S. Reorda, “Testing logic cores using a BIST P1500 compliant approach: a case of study, “in Proceedings of Design, Automation and Test in Europe Conference and Exhibition, vol. 3, 2005, pp. 228-233.

[3] N. A. Touba and E. J. McCluskey, “Bit-fixing in pseudorandom sequences for scan BIST”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and
Systems, vol. 20, pp. 545–555, Apr. 2001.

[4] H.-J. Wunderich and G. Kiefer, “Bit-flipping BIST”, in Proceedings of IEEE/ACM International Conference on Computer-Aided Design, 1996.

[5] N. Z. Basturkmen, S. M. Reddy, and J. Rajski, “Improved algorithms for constructive multi-phase test point insertion for scan based BIST”, in Proceedings of Design Automation Conference in Asia and South Pacific, 2002, pp. 604–611.

[6] M. Nakao, S. Kobayashi, K. Hatayama, K. Iijima, and S. Terada, “Low overhead test point insertion for scan-based BIST”, in Proceedings of IEEE International Test
Conference, 1999.

[7] C.-A. Chen and S. Gupta, “Design of efficient BIST test pattern generators for delay testing”, IEEE Transactions on Computer-Aided Design of Integrated Circuits
and Systems, vol. 15, pp. 1568–1575, Dec. 1996.

[8] I. Pomeranz and S. M. Reddy, “On methods to match a test pattern generator to a circuit-under-test”, IEEE Transactions on VLSI Systems, vol. 15, Sept. 1998.

[9] P. Girard, L. Guiller, C. Landrault, and S. Pravossoudovitch, “A test vector inhibiting technique for low energy BIST design”, in Proceedings of IEEE VLSI Test
Symposium, 1999.

[10] A. Strano, C. Gomez, D. Ludovici, M. Facalli, M. E. Gomez, D. Bertozzi, “Exploiting Network-on-Chip structural redundancy for a cooperative and scalable built-in self-test architecture”, Design, Automation & Test in Europe Conference,
March 2011.

[11] C. Grecu, P. Pande, A. Ivanov, and R. Saleh, “BIST for Network-on-Chip Interconnect Infrastructures”, in Proceedings of IEEE VLSI Test Symposium, 2006.

[12] A.M. Amory, Porto Alegre, E. Briao, E. Cota, M. Lubaszewski, “A scalable test strategy for network-on-chip routers”, in Proceedings of IEEE Test Conference,2005.

[13] Chunsheng Liu, NE. Omaha, E. Cota, H. Sharif, D. K. Pradhan, “Test scheduling for network-on-chip with BIST and precedence constraints”, in proceedings of Test Conference, 2004.

[14] Zhen Zhang, A. Greiner, S. Taktak , “A Reconfigurable Routing Algorithm for a Fault-Tolerant 2D-Mesh Network-on-Chip”, in Design Automation Conference, 2008.
[15] G. Jervan, T. Shchenova, R. Ubar , “Hybrid BIST Scheduling for NoC-Based SoCs”, in Norchip Conference, 2006.

[16] Zhen Zhang, A. Greiner , M. Benabdenbi, “Fully Distributed Initialization Procedure for a 2D-Mesh NoC, Including Off-Line BIST and Partial Deactivation of Faulty Components”, in Proceedings of IEEE Testing Symposium, 2010.

[17] S. S. Ciou, “Optimization of LFSRs and Reseeding Logics for Transition Fault BIST”, Department of Electrical Engineering, National Tsing Hua University, May
2007.

[18] H. T. Chan, “A Scan-based Transition Fault BIST Compiler”, in Master thesis, Department of Electical Engineering, National Tsing Hua University, December 2008
[19] Esko Pekkarinen, Lasse Lehtonen, Erno Salminen, Timo D. Hämäläinen, "A Set of Traffic Models for Network-on-Chip Benchmarking", International Symposium on System-on-Chip, October 2011.

[20] Krishnan Srinivasan, Erno Salminen, "A Memory Subsystem Model for
Evaluating Network-on-Chip Performance", September 2010.

[21] Antti Alhonen, Erno Salminen, Jussi Nieminen, Timo D. Hämäläinen, "A Scalable, Non-interfering, Synthesizable Network-on-Chip Monitor", Norchip
conference, November 2010.

[22] Erno Salminen, "On Design and Comparison of On-Chip Networks", Tampere
University of Technology, 2010.

[23] E. Salminen, C. Grecu, T.D. Hämäläinen, A. Ivanov, "Application modeling and hardware description for Network-on-chip benchmarking", IET Computers & Digital
Techniques, March 2009.

[24] E. Salminen, C. Grecu, T.D. Hämäläinen, A. Ivanov, "An application modeling & hardware description for network-on-chip benchmarking", Embedded Systems
Design, January 2009.

[25] M. T. Hsieh, S. Y. Lu, J. J. Liou, and A. Kifli, “High quality pattern generation for delay defects with functional sensitized paths”, in Proceedings of IEEE Asian Test
Symposium, November 2008.

[26] K. T. Cheng , “Transition fault testing for sequential circuits”, in Proceedings of IEEE/ACM International Conference on Computer-Aided Design, December1993.
[27] S. Hellebrand and J. Rajski and S. Tarnick and S. Venkataraman and B. Courtois, “Built-in test for circuits with scan based on reseeding of multiple-polynomial linear feedback shift registers”, IEEE Transactions on Computers, 1995.

[28] H. J. Wunderlich, “Multiple distributions for biased random test patterns”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 9,
no. 6, pp. 584–593, 1990

[29] I. Pomeranz and S. M. Reddy, “3-weight pseudo-random test generation based on a deterministictest set for combinational and sequential circuits”, IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, vol. 12,
no. 7, pp. 1050–1058, 1993.

[30] C. Yu, S. M. Reddy, and I. Pomeranz, “Circuit independent weighted pseudo-Random BIST Pattern Generator”, in Proceedings of IEEE Asian Test
Symposium, 2005, pp. 132–137.

[31] P. Bardell and W. McAnney, “Self-testing of multichip logic modules”, in Proceedings of IEEE International Test Conference, 1982, pp. 200–204.

[32] ——, “Parallel pseudorandom sequences for build-in test”, in Proceedings of
IEEE International Test Conference, Oct. 1984, pp. 302–308.

[33] N. Z. Basturkmen, S. M. Reddy, and J. Rajski, “Improved algorithms for constructive multiphase test point insertion for scan based BIST”, in Proceedings of Design Automation Conference in Asia and South Pacific, Jan. 2002, pp. 604 – 611.

[34] M. Nakao, S. Kobayashi, K. Hatayama, K. Iijima, and S. Terada, “Low-overhead test point insertion for scan-based BIST”, in Proceedings of IEEE International Test
Conference, 1999, pp. 348–357.