研究生: |
莊建鏵 Chien-Hua Chuang |
---|---|
論文名稱: |
基於等候時間分配的達交率導向派工法則 A Hit-Rate-Based Dispatching Method Based on Waiting Time Allocation Scheme |
指導教授: |
許棟樑 教授
Dr. D. Daniel Sheu |
口試委員: | |
學位類別: |
碩士 Master |
系所名稱: |
工學院 - 工業工程與工程管理學系 Department of Industrial Engineering and Engineering Management |
論文出版年: | 2003 |
畢業學年度: | 92 |
語文別: | 中文 |
論文頁數: | 106 |
中文關鍵詞: | 派工法則 、達交率 、等候時間分配 |
外文關鍵詞: | Dispatching Rules, Target Hit Rate, Waiting Time Allocation Ratio |
相關次數: | 點閱:2 下載:0 |
分享至: |
查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報 |
半導體廠因其設備昂貴生產流程複雜,派工是否有效率對提高機台之使用效率、整體生產效率及機台使用率有相當程度的影響。派工法則雖然眾多,但其主要的目的有優化產量、週期時間、機台使用率、瓶頸機台使用率或最低成本考量,然而從企業整體的角度觀之,影響最終結果的主要因素有達交率、利潤、和顧客關係之考量。本研究以『達交率』的改善作研究,製造過程中有許多影響達交率的原因,但是最直接的原因是在工作站前等候加工的時間過長,因此希望藉由過去歷史的『等候時間分配』的方式,將加工批次達交前做有效率的將等候時間分配於各個工作站,使產品的生產週期時間更加穩定,以提昇達交率。
此外,派工法則的重要性是取決於客戶的需求,藉由處理產品在工作站前的等候時間,使等候時間可以合理的分配,準確的控制達交情況,以滿足客戶各種不同交期的挑戰;在研究過程中以eM-Plant 模擬軟體建立兩個模擬系統,一是MiniFab 半導體廠雛形系統(prototype system),一是ASU 公開的一般半導體工廠系統,用這兩個模擬系統與常用之派工方式比較其績效優劣。實驗結果顯示本研究之派工法則在達交率上均優於FIFO、GFIFO、CR、EDD 及時間加權過站值方法。
Because of the manufacturing process complexity in semiconductor manufacturing, dispatching has been an important factor to the overall fab productivity and equipment effectiveness. Although there are numerous dispatching methodologies, Most almost all of them are designed from the production perspective. A great majority of them are based on the optimization of production, cycle time, equipment utilization, bottleneck machines, etc. This study used target hit rate as the major performance good for dispatching with additional reference of production and cycle time per layer.
The process time and transport time for a lot are more or less predictable. It is time waiting time that not only contribute majority of time a lot spent in a fab but
also is the main target of influence by order releasing and dispatching method. This research proposed a waiting time allocation scheme to allocate available waiting time to each process based on historical data. The allocated waiting times for the lotsin the same process buffer are used for priority comparison as far as dispatching isconcerned.
Simulation tests using data from Minifab and Arizona State University indicated that the proposed WTA method is better than some commonly used dispatching rules such as First In First Out (FIFO)、Global First In First Out (GFIFO) 、EDD (Earliest Due Date) 、CR (Critical Ratio) and Weight Turn
Ratio(WTR) .
[1] Bechte, W., “ theory and Practice of Load-Oriented Manufacturing Control”,International journal of Production Research. Vol. 26,pp. 375- 395, 1998
[2] Blackstone, J. H., D.T., Phillips, and G. L., Hogg, “A state-of-The Art Survey of Dispatching Rules for Manufacturing Job Shop Operations”, International
Journal of Production Research, Vol.20, pp. 27- 45, 1982
[3] Chang, Sueyoshi Y.T., and R.S., Sullivan, “Ranking Dispatching Rules by Data Envelopment Analysis in a Job Shop Environment”, IIE Transactions, Vol.28, pp.631-642,1996.
[4] Conway, R.W., “Priority Dispatching and Work-in-process Inventory in A Job Shop,” Journal of Industrial Engineering, Vol. 16, pp. 228-236,1965
[5] Montgomery, Douglas C., ”Design and Analysis of experiments”, 4thd,1991
[6] Glassey, C.R., and M.G.C., Resende, “Closed-loop Job Shop Release Control for VLSI Circuit Manufacturing”, IEEE Transaction on Semiconductor Manufacturing, Vol.1, No.1, pp. 26- 46, 1988
[7] Glassey, C.R., and M.G.C., Resendei, “A scheduling Rule For Job Release in Semiconductor Fabrication”, Operation Research Letters, Vol.7 No.5i 213- 217, 1988.
[8] Kim, Y.D., J.U., Kim, S.K., Lim, and H.B., Jum, “Due-Date Based Scheduling and Control Policies in a Multiproduct Semiconductor Wafer Fabrication
Facility”,IEEE Transactions on Semiconductor Manufacturing, Vol.11, No.1,
pp.155-164(1998).
[9] Lou ,S., and P.W., Kager, “A Robust Production Control Policy for VLSI Wafer Fabrication”, IEEE Transactions on Semiconductor Manufacturing, Vol.2, No.4, pp 159-164,1989
[10] Monden, Y., and D.W., Pentico, Heuristic Scheduling Systems, Wiley, New York, 1993
[11] Pieerbal H., and N., Mebarki, “Dynamic Selection of Dispatching Rules for manufacturing System Scheduling”, International Journal of Production Research, Vol.35, No.6, pp. 1575- 1591, 1997.
[12] Schragemheim, E., and B., Ronen, “Drum-Buffer-Rope Shop Floor Control”,Production and Inventory Management Journal, Third Quarter, pp.18- 22, 1990
[13] Schragenheim E., and B., Ronen, “Buffer Management :A Diagnostic Tool for Production Control”, Production and Inventory Management Journal, Third Quarter, pp.74- 79, 1990
[14] Spearman, M. L., L.Woodruff, Dabid, and J. Hopp, Wallace, “CONWIP:A Pull
Alternative to Kanban”, International journal of Production Research, Vol.28,No. 5, pp879- 894, 1990
[15] Steven, A. M. and L. C., Philip, Production Activity Control, Richard D. Irwin,Inc, 1987
[16] Wien, L. M., “Scheduling Semiconductor Wafer Fabrication”, IEEE Transaction on Semiconductor Manufacturing, Vol. 1, pp.115- 130, 1988
[17] Yan, H. S. Lou, S., Sethi, A., Gardel, and P., Deosthali, “Testing the Robustnesss of Various Production Control Policies in Semiconductor Manufacturing”, IEEE
Transactions on Semiconductor Manufacturing, Vol.9, No. 2, pp.285- 289, 1996
[18] 大野耐一,“豐田生產方式與現場管理”,日本能率協會,中華企業管理發展中心,民國70 年
[19] 林則孟,“系統模擬理論與應用”,滄海書局,1999
[20] 吳振寧,指導教授:許棟樑,“台灣半導體廠設備管理指標模型建立與評比”,國立清華大學工業工程與管理學系論文,1999
[21] 黃宏文,指導教授:鍾淑馨,“晶圓製造廠生產活動控制策略之構建”,國立交通大學工業工程與管理學系論文,1995
[22] 游淑晴,指導教授:許棟樑,“黃光機台群組限制下之生產活動控制策略”,國立清華大學工業工程與管理學系論文,2003
[23] 莊達人編著,“ VLSI 製造技術”,高立圖書有限公司,1997
[24] 羅仕宗,指導教授:許棟樑,“時間加權的及時派工法則”,國立清華大學工業工程與管理學系論文,2001
[25] 鐘淑馨,周煜智,溫伊蓁,“生產活動控制之探討與文獻回顧”,管理與系統,第七卷 第四期 459-484 頁,2000
[26] http://www.eas.asu.edu/~aar
[27] http://www.eas.asu.edu/~masmlab/ftp.htm