簡易檢索 / 詳目顯示

研究生: 王若梅
Wang, Jo-Mei
論文名稱: 銅基板之結構差異於回焊時對界面反應影響之探討 - 純錫和不同晶粒大小之銅基板於回焊時之界面反應研究
Cu Substrate Structural Difference Effect on Interfacial Reaction after Reflow with Pure Sn - Interfacial Reaction between Pure Sn and Cu Substrate with Different Grain Size
指導教授: 杜正恭
Duh, Jenq-Gong
口試委員:
學位類別: 碩士
Master
系所名稱: 工學院 - 材料科學工程學系
Materials Science and Engineering
論文出版年: 2010
畢業學年度: 98
語文別: 英文
論文頁數: 73
中文關鍵詞: 基板晶粒大小界面反應消耗速率純銅基板純錫銲料
外文關鍵詞: substrate grain size, interfacial reaction, consumption rate, pure Cu substrate, pure Sn solder
相關次數: 點閱:1下載:0
分享至:
查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報
  • 近年來,許多研究透過添加第四元元素於錫銀銅銲料、改變銲料或覆晶下金屬塊(under bump materialization, UBM)成份,嘗試去改善錫銀銅銲料于使用上的缺憾。除了改變銲料或是覆晶下金屬塊的材料系統之外,亦有學者針對覆晶下金屬塊的方向性及結構做探討。但是具有不同結構的基材(substrate)其經過回焊(reflow)後的界面反應機制尚未詳細討論。介金屬化合物(intermetallic compound)的成長及基材的消耗速率會受到基材的製造方式、方向性及結構影響。因此本實驗的目的希望利用具有不同晶粒大小且無優選方向性的銅基板研究不同結構的銅基板經過回焊後的界面反應差異,嘗試找出基板結構對界面反應之影響因素。
    利用銅塊材在400oC下經過不同退火時間及電鍍銅晶板於不同功率下鍍製得到具有不同晶粒大小的銅基板,復以電子背向散射繞射儀(EBSD)分析銅晶板的晶粒大小。電子背向散射繞射儀除了可用以分析晶粒大小外,其極圖(pole figure)、反極圖(inverse pole figure)並搭配X-Ray繞射分析(X-Ray Diffraction)可進一步確認銅基板是否優選方向性。銅基板製備完後,在250oC下和純錫回焊並利用場發射掃描式電子顯微鏡(Field-Emission Scanning Electron Microscope)觀察其界面反應。
    透過上述實驗觀察,可量測其介金屬化合物的厚度並進一步計算銅基板之消耗速率。同時介金屬化合物生成反應之級數(reaction order)也可用以說明介金屬化合物的成長情形。同時亦探討Kirkendall void的生成及其對界面反應之影響。因此在本實驗中,得以透過實驗結果及理論討論闡述具有不同晶粒大小之銅基板經過回焊後,造成其界面反應差異之影響因子。


    In recent years, many studies have aimed to improve the characteristics of SAC solders by adding fourth element in SAC solder, changing to another solder alloy system, or modifying the material of under bump materialization (UBM). Besides the material selection in both solder ball and UBM, the effect caused by different substrate orientation and the reaction between column structure and intertwined structure was also demonstrated. However, the mechanism of interfacial reaction owing to various substrate structure after reflow was not discussed clearly. It is noted that the intermetallic compounds (IMC) growth and the substrate consumption are affected by factors, such as substrate fabrication, substrate orientation, and substrate structure. Hence, the purpose of this study is to investigate the effect of Cu substrate structural difference on interfacial reaction after reflow with pure Sn solder with various time. To simplify the material systems, polycrystalline Cu substrate with different grain size was applied in this study and reflowed with pure Sn solder.
    Both bulk Cu substrate and electroplated Cu substrate were used in this study. Bulk Cu substrate was annealed at 400oC for various time and electroplated Cu substrate was prepared by different duty cycle to achieve different grain size of Cu substrate. Electron Back-Scatter Diffraction (EBSD) was provided to evaluate the grain size of Cu substrate. The pole figure and inverse pole figure by EBSD and X-Ray Diffraction (XRD) were used to confirm that there was not any preferred orientation in the Cu substrate. After Cu substrate reflow with pure Sn at 250oC, a Field-Emission Scanning Electron Microscope (FE-SEM JSM-7600F, JEOL, Japan) was applied to observe the interfacial reaction.
    The thickness of IMCs was measured and averaged to evaluate the consumption rate of Cu substrate. The reaction order of IMCs was also computed to illustrate the growth of IMCs. The Kirkendall void formation and its influence was also discussed. Combining the experiment verification and theoretical discussion, the effect of Cu substrate with different grain size on interfacial reaction after reflow with pure Sn solder was demonstrated.

    Table List IV Figure Captions V Abstract VIII Chapter I Introduction 1 1.1 Background 1 1.2 Motivations and Goals in This Study 2 1.2.1 Identification of Cu Substrate Grain Size and Orientation 3 1.2.2 Interfacial Reaction 3 Chapter II Literature Review 4 2.1 Electronic Package 4 2.2 Flip Chip Technology 6 2.2.1 Solder Bump 6 2.2.2 Under Bump Metallization 8 2.3 Interfacial Reaction 10 2.3.1 Substrate Orientation 11 2.3.2 Substrate Structure 11 2.3.3 Consumption Rate of Substrate 12 2.4 Electrodeposition of Cu Substrate 13 Chapter III Experimental Procedure 24 3.1 Preparation of Cu Substrate with Different Grain Size 24 3.1.1 Bulk Cu Substrate 24 3.1.2 Electroplated Cu Substrate 24 3.1.3 Soldering Process 25 3.2 Sample Preparation for Characterization 25 3.2.1 Cu Substrate 25 3.2.2 Reflowed Sample 26 3.3 Characterization and Analysis 26 3.3.1 Grain Size of Cu Substrate 26 3.3.2 Preferred Orientation of Cu Substrate 27 3.3.3 Microstructure Evolution 28 Chapter IV Results and Discussion 32 4.1 Characteristic of Cu Substrate 32 4.2 Interfacial Reaction between Cu Substrate and Pure Sn 42 4.2.1Consumption Rate of Cu Substrate 43 4.2.2 Morphology of Cu6Sn5 48 4.3 Reaction Order of IMCs 57 4.4 Formation of Kirkendall Void 64 Chapter V Conclusion 65 References 67 個人簡歷 73

    [1] Y.C. Lin, “Phase transformation, evolution of Phosphorous-rich layer and optimal Phosphorous content selection in SnAgCu Lead free solder/electroplated Ni-P UBM and in-situ observation of interfacial reaction in solder joint”, Ph.D. Thesis, National Tsing Hua University, Hsinchu, Taiwan (2008).
    [2] L.F. Miller, “Controlled collapse reflow chip joining”, IBM J. Res. Dev., 13 (1969) 239.
    [3] K.N. Tu, A.M. Gusak, and M. Li, “Physics and materials challenges for Lead-free solders”, J. Appl. Phys., 93 (2003) 1335.
    [4] M.G. Cho, S.K. Seo, and H.M. Lee, “Wettability and interfacial reactions of Sn-based Pb-free solders with Cu–xZn alloy under bump metallurgies”, J. Alloy. Compd. 474 (2009) 510.
    [5] K.J. Puttlitz and K.A. Stalter, Handbook of Lead-free solder technology for microelectronic assemblies, Marcel Dekker, Inc., New York, 2004, pp. 239.
    [6] S.K. Kang, P.A. Lauro, D.Y. Shin, D.W. Henderson and K.J. Puttlitz, “Microstructure and mechanical properties of Lead-free solders and solder joints used in microelectronic applications”, IBM J. Res. Dev., 49 (2005) 607.
    [7] J.Y. Kim and J. Yu, “Effects of residual impurities in electroplated Cu on the Kirkendall void formation during soldering”, Appl. Phys. Lett., 92 (2008) 092109.
    [8] M.J. Rizvi, Y.C. Chan, C. Bailey, H. Lu, and M.N. Islam, “Effect of adding 1w.t% Bi into the Sn–2.8Ag–0.5Cu solder alloy on the intermetallic formations with Cu-substrate during soldering and isothermal aging”, J. Alloy. Compd., 407 (2006) 208.
    [9] A. Sharif and Y.C. Chan, “Liquid and solid state interfacial reactions of Sn–Ag–Cu and Sn–In–Ag–Cu solders with Ni–P under bump metallization”, Thin Solid Films, 504 (2006) 431.
    [10] K.S. Kim, S.H. Huh, and K. Suganuma, “Effects of fourth alloying additive on microstructures and tensile properties of Sn–Ag–Cu alloy and joints with Cu”, Microelectron. Reliab., 43 (2002) 259.
    [11] S.K. Kang, D. Leonard, D.Y. Shin, L. Gignac, and D.W. Henderson, “Interfacial reactions of Sn-Ag-Cu solders modified by minor Zn alloying addition”, J. Electron Mater., 35 (2006) 479.
    [12] F. Gao and T. Takemoto, “Effects of addition participation in the interfacial reaction on the growth patterns of Cu6Sn5-based IMCs during reflow process”, J. Alloy. Compd., 421 (2006) 283.
    [13] H.T. Lee and Y.H. Lee, “Adhesive strength and tensile fracture of Ni particle enhanced Sn–Ag composite solder joints”, Mat. Sci. Eng. A, 419 (2006) 172.
    [14] T. Laurila,V. Vuorinen, and J.K. Kivilahti, “Interfacial reactions between Lead-free solders and common base materials”, Mat. Sci. Eng. R, 49 (2005) 1.
    [15] H.F. Zou, H.J. Yang, and Z.F. Zhang, “Morphologies, orientation relationships and evolution of Cu6Sn5 grains formed between molten Sn and Cu single crystals”, Acta Mater., 56 (2008) 2649.
    [16] Y. Li, J. Chen, C. Lazik, P. Wang, L. Yang, J. Yu, T. Sun, and E. Ko, “Nickel Silicon thin film as barrier in under-bump-metallization by magnetron sputtering deposition for Pb-free chip packaging”, J. Mater. Res., 20 (2005) 2622.
    [17] J. E. Morris, Workshop, The design and processing technology of electronic packaging, 1997.
    [18] J.H. Lau, Ball grid array technology, McGraw-Hill, New York, 1995.
    [19] P.A. Totta, R.P. Sopher, “SLT device metallurgy and its monolithic extensions”, IBM J. Res. Develop., 13 (1969) 226.
    [20] C.C. Chang, “Dissolution and interfacial reaction between Cu and Sn-Ag-Cu solders”, Master Thesis, National Central University, Taoyaun, Taiwan (2007).
    [21] J.H. Lau, Flip chip technologies, McGraw-Hill, New York, 1996, pp. 26-30.
    [22] A.A. Liu, H.K. Kim, K.N. Tu, and P.A. Totta, “Spalling of Cu6Sn5 spheroids in the soldering reaction of eutectic SnPb on Cr/Cu/Au thin films”, J. Appl. Phys. 80 (1996) 2774.
    [23] H.K. Kim, K.N. Tu and P.A. Totta, “Ripening-assisted asymmetric spalling of Cu-Sn compound spheroids in solder joint on Si wafer”, Appl. Phys. Lett. 68 (1996) 2204.
    [24] F.A. Lowenheim, Modern electroplating, 2nd edition, Wiley, New York, 1974.
    [25] R.C. Agarwala and S. Ray, “Variation of structure in electroless Ni-P films with phosphorous content”, Z. Metallkd., 79 (1988) 472.
    [26] J.H. Yeh, “Interfacial reactions and wetting property between electroless Ni in the under bump metallurgy (UBM) and Sn-37Pb solder”, Master Thesis, National Tsing Hua University, Hsinchu, Taiwan (2000).
    [27] C.Y. Liu, K.N. Tu, T.T. Sheng, C.H. Tung, D.R. Frear, and P. Elenius, “Electron microscopy of interfacial reaction between eutectic SnPb and Al/Ni(V)/Cu thin film metallization”, J. Appl. Phys., 87 (2000) 750.
    [28] M. Li, F. Zhang, W.T. Chen, K. Zeng, K.N. Tu, H. Balkan, and P. Elenius, “Interfacial microstructure evolution between eutectic SnAgCu solder and Al/Ni(V)/Cu thin film”, J. Mater. Res., 17 (2002) 1612.
    [29] C.Y. Tan, “Application of NiTi shape memory alloy as under bump metallurgy to promote solder joint reliability”, Master Thesis, National Tsing Hua University, Hsinchu, Taiwan (2009).
    [30] K. Zeng, R. Stierman, T.C. Chiu, D. Edwards, K. Ano, and K.N. Tu, “Kirkendall void formation in eutectic SnPb solder joints on bare Cu and its effect on joint reliability”, J. Appl. Phys., 97 (2005) 024508.
    [31] P.G. Kim, J.W. Jang, T.Y. Lee, and K.N. Tu, “Interfacial reaction and wetting behavior in eutectic SnPb solder on Ni/Ti thin film and Ni foils”, J. Appl. Phys., 86 (1999) 6746.
    [32] G. Ghosh, “Kinetics of interfacial reaction between eutectic SnPb solder and Cu/Ni/Pd metallizations”, J. Electron. Mater., 28 (1999) 1238.
    [33] H.K. Kim and K.N. Tu, “Rate of consumption of Cu in soldering accompanied by ripening”, Appl. Phys. Lett., 67 (1995) 2002.
    [34] P.G. Kim, J.W. Jang, T.Y. Lee, and K.N. Tu, “Interfacial reaction and wetting behavior in eutectic SnPb solder on Ni/Ti thin films and Ni foils”, J. Appl. Phys., 86 (1999) 6746.
    [35] www.omega-hc.com/plating/book4.htm
    [37] M.S. Chandrasekar and M. Pushpavanam, “Pulse and pulse reverse plating- conceptual, advantages and applications”, Electrochim. Acta, 53 (2008) 3313.
    [36] N.M. Osero, “An overview of pulse plating”, Plat. and Surf. Fin., 73 (1986) 20.
    [38] G. Devaraj and S.K. Seshadri, “Pulsed electrodeposition of Copper”, Plat. and Surf. Fin., 79 (1992) 72.
    [39] I. Hotovy, J. Huran, and L. Spiess, “Characterization of sputtered NiO films using XRD and AFM”, J. Mater. Sci., 39 (2004) 2609.
    [40] A.K. Jena and M.C. Chaturvedi, “Phase transformation in Materials”, Prentice-Hall, Inc., New Jersey, 1992, pp.34, 81.
    [41] R. Abbaschian and R.E. Reed-Hill,” Physical metallurgy principles”, PWS Publishing Company, Boston, 1994, pp.390.
    [42] weld.hit.edu.cn/~yangjg
    [43] www.msm.cam.ac.uk/phase-trans
    [44] J. Görlich, G. Schmitz and K.N. Tu, “On the mechanism of the binary Cu/Sn solder reaction”, Appl. Phys. Lett., 86, (2005) 053106.
    [45] D.A. Porter and K.E. Easterling, Phase transformations in metals and alloys, Nelson Thornes, Ltd., Cheltenham, 1992, pp.173.
    [46] S.F. Cogan, S. Kwon, J.D. Klein and R.M. Rose, “Diffusion in the CuSn binary system: application to Nb3Sn composites”, J. Mater. Sci., 19 (1984) 497.

    無法下載圖示 全文公開日期 本全文未授權公開 (校內網路)
    全文公開日期 本全文未授權公開 (校外網路)

    QR CODE