本實驗利用具環繞式閘極無接面奈米線非揮發性記憶體並結合矽奈米晶體，來提升元件記憶窗口和可靠度。本研究所使用的矽奈米晶體製程簡單且與現今快閃記憶體製程相容性高，因此很有機會可以使用在未來記憶體元件和高密度的三維堆疊技術上。
在本研究的穿隧式(FN-tunneling)寫入/抹除機制中可以發現N 型通道有較佳的寫入效率而P型通道則有較佳的抹除效率。在可靠度分析上，經過一萬次的寫入/抹除P型元件仍有良好的特性但是N型通道卻有衰退的現象，從SS的分析中可以發現N型元件在多次寫入/抹除後產生缺陷造成寫入/抹除速度和SS的劣化。然而，在溫度85°C下模擬十年後的元件儲存電荷能力，在N型和P型都有優異的展現(大於90%)，這是由於矽奈米晶體的貢獻有較深的傳導帶和價電帶可以防止電荷流失。本研究也提出另一個使用在P型元件的抹除機制BBHH，經過一萬次的寫入/抹除測試仍然有相當優異的特性且將元件放置在溫度85°C下模擬十年後的元件儲存電荷能力，也有超過90%的電荷儲存；經由以上的兩種機制可以了解具環繞式閘極無接面奈米線非揮發性記憶體並結合矽奈米晶體元件，不只提升寫入/抹除效率也有優異的可靠度特性。

In this study, we demonstrated the Gate-All-Around Junctionless FinFET SOncOS Nonvolatile Memory with Silicon Nanocrystals to improve the memory window and reliability. Moreover, the Si-NCs has the simple process and compatible with current Flash memory process. Therefore, it has more opportunity to apply for high density 3D stack technology.
In this research, the n-channel device has better programming efficiency and p-channel device has better erasing efficiency by using the FN-tunneling mechanisms. In the reliability analysis, the p-channel device has excellent P/E cycles but the n-channel device is degenerative. For n-channel device, the interface traps lead to the SS degeneracy and reduce the P/E speed. However, the n-channel and p-channel devices have good retention characteristic during the 85°C to simulate the ability of retaining charges after ten years. The good retention ability is contributed which Si-NCs has the deep conduction and valence band to store the charge. On the other hand, we proposed the BBHH erase mechanism in p-channel device. After the 104 P/E cycles it still has excellent characteristic. For retention characteristic, the device memory windows maintain more 90% under ten years at 85°C. Above the mention, we can realize the Gate-All-Around Junctionless FinFET SOncOS Nonvolatile Memory with Silicon Nanocrystals device not only enhance the P/E efficiency but also improve the reliability.

Chapter 1
[1-1] J. P. Colinge, C. W. Lee, A. Afzalian, N. D. Akhavan, “Nanowire transistors without junctions”, Nature Nanotechnology, Vol. 28, pp. 225 - 229, 2010.
[1-2] H. C. Lin, C. I. Lin, T. Y. Huang, “Characteristics of n-type junctionless poly-Si thin-film transistors with an ultrathin channel”, Electron Device Letters, Vol. 33, pp. 53-55, 2012.
[1-3] J. P. Colinge, “Semiconductor-On-Insulator Materials for NanoElectronics Applications”, chapter 10, pp.187, 2011.
[1-4] K. T. Park, J. Choi, J. Sel, V. Kim, C. Kang, “A 64-cell NAND flash memory with asymmetric S/D structure for sub-40nm technology and beyond”, VLSI Technology , pp. 19-20, 2006.
[1-5] R. Bez, “Introduction to flash memory”, Proceedings of the IEEE, Vol. 91, pp. 489-502, 2003.
[1-6] D. Kahng, S. M. Sze, “A floating gate and its application to memory devices”, IEEE Transactions on Electron Devices, Vol. 14, pp. 629-629, 1967.
[1-7] Frohman-Bentchkowsky, “A new semiconductor charge storage device”, Solid State Electronics, Vol. 17, pp. 517-528, 1974.
[1-8] V. N. Kunett, “An In-system Reprogrammable 256k CMOS Flash Memory”, ISSCC Tech. Dig., pp. 132, 1988.
[1-9] B. D. Salvo, “Performance and reliability features of advanced nonvolatile memories based on discrete traps (silicon nanocrystals, SONOS)”, Device and Materials Reliability, Vol. 4, pp. 377-389, 2004.
[1-10] J. D. Lee, “Effects of floating-gate interference on NAND flash memory cell operation”, Electron Device Letters, Vol. 23, pp. 264-266, 2002.
[1-11] C. Y. Lu, K. Y. Hsieh, “Future challenges of flash memory technologies”, Electron Device Letters, Vol. 86, pp. 283-286, 2009.
[1-12] M. Specht, “Novel dual bit tri-gate charge trapping memory devices”, Electron Device Letters, Vol. 25, pp. 810-812, 2004.
[1-13] C. H. Lee, S. H. Hur, Y. C. Shin, “Novel dual bit tri-gate charge trapping memory devices”, Applied Physics Letters, Vol. 86, 2005.
[1-14] M. F. Hung, Y. C. Wu, Z. Y. Tang, “High-performance gate-all-around polycrystalline silicon nanowire with silicon nanocrystals nonvolatile memory”, Applied Physics Letters, Vol. 98, pp. 162108 - 162108-3, 2011.
[1-15] S. C. Chen, T. C. Chang, P. T. Liu, “A novel nanowire channel poly-Si TFT functioning as transistor and nonvolatile SONOS memory”, Electron Device Letters, Vol. 28, pp. 809-811, 2007.
[1-16] E. K. Lai, H. T. Lue, Y. H. Hsiao, J. Y. Hsieh, “A Highly Stackable Thin-Film Transistor (TFT) NAND-Type Flash Memory”, VLSI Technology, Vol. 28, pp. 46-47, 2006.
[1-17] H. T. Lue, T. H. Hsu, Y. H. Hsiao, “A highly scalable 8-layer 3D vertical-gate (VG) TFT NAND flash using junction-free buried channel BE-SONOS device”, VLSI Technology , pp. 131-132, 2010.
[1-18] A. Nitayama, “Bit Cost Scalable (BiCS) technology for future ultra high density storage memories”, VLSI Technology , T60-61, 2013.
[1-19] H. B. Chen, Y. C. Wu, C. Y. Chang, M. H. Han, “Performance of GAA poly-Si nanosheet (2nm) channel of junctionless transistors with ideal subthreshold slope”, VLSI Technology , T232-233, 2013.
[1-20] P. C. Huang, L. A. Chen, J. T. Sheu, “Electric-field enhancement of a gate-all-around nanowire thin-film transistor memory”, Electron Device Letters, Vol. 31, pp. 216-218, 2010.
Chapter 2
[2-1] P. Pavan, R. Bez, P. Olivo, E. Zanoni, “Flash memory cells-an overview”, Proceedings of the IEEE, Vol. 85, pp. 1248, 1997.
[2-2] M. Lenzlinger, E. H. Snow, “Fowler‐Nordheim Tunneling into Thermally Grown SiO2”, J. Appl. Phys., Vol. 40, 1, 2003.
[2-3] B. Eitan, D. Frohman-Bentchkowsky, “Hot-electron injection into the oxide in n-channel MOS devices”, IEEE Trans. Electron Devices, Vol. 28, pp. 328 - 340, 1981.
[2-4] S. Tam, P. K. Ko, C. Hu, “Lucky-electron model of channel hot-electron injection in MOSFET's”, IEEE Trans. Electron Devices, Vol. 31, pp. 1116-1125, 1984.
[2-5] Joe E. Brewer, Manzur Gill, “Nonvolatile Memory Technologies with Emphasis on Flash”, New Jersey: Wiley-InterScience, ch. 4, 2008.
[2-6] T. Ohnakado, K. Mitsunaga, M. Nunoshita, “Novel electron injection method using band-to-band tunneling induced hot electrons (BBHE) for flash memory with a P-channel cell”, IEDM Tech. Dig. , pp. 279-282, 1995.
[2-7] T. Y. Chan, J. Chen, P. K. Ko, C. Hu, “The impact of gate-induced drain leakage current on MOSFET scaling”, IEDM Tech. Dig. , pp. 718-721, 1987.
[2-8] C. Chang, J. Lien, “Corner-field induced drain leakage in thin oxide MOSFETs”, IEDM Tech. Dig. , pp. 714-718, 1987.
[2-9] W. J. Tsai, N. K. Zous, C. J. Liu, C. C. Liu, “Data retention behavior of a SONOS type two-bit storage flash memory cell”, IEDM Tech. Dig. , pp. 32.6.1 - 32.6.4, 2001.
[2-10] K. Naruke, S. Taguchi, M. Wada, “Stress induced leakage current limiting to scale down EEPROM tunnel oxide thickness”, Electron Devices Meeting, pp. 424-427, 1988.
[2-11] Aritome, S., “Reliability issues of flash memory cells”, Proceedings of the IEEE, Vol. 81, pp. 776-788, 1993.
Chapter 3
[3-1] User’s Manual for Synopsys Sentaurus Device
Chapter 4
[4-1] G. Gay, D. Belhachemi, J. P. Colonna, “Passivated TiN nanocrystals/SiN trapping layer for enhanced erasing in nonvolatile memory”, Applied Physics Letters, Vol 97, pp. 152112-152112-3, 2010.
[4-2] M. She, H. Takeuchi, T. J. King, “Silicon-nitride as a tunnel dielectric for improved SONOS-type flash memory”, Electron Device Letters, Vol. 24, pp. 309-311, 2003.
[4-3] C. Y. Ng, T. P. Chen, L. Ding, S. Fung, “Memory characteristics of MOSFETs with densely stacked silicon nanocrystal layers in the gate oxide synthesized by low-energy ion beam”, Electron Device Letters, Vol. 27, pp. 231-233, 2006.