因二氧化碳排放量逐年增加所造成的氣候變化已經成為世界的一大問題。電力運用的優化是全球必要持續解決的一個課題。近年來開關式電源供應器， LED照明，電子安定器，馬達驅動器等對高壓積體電路在控制及提高電源能量轉換效率的需求，越來越顯著。橫向高壓半導體功率元件被廣泛應用在高壓積體電路設計以達到低功率消耗和高能量轉換效率的性能。許多新型元件結構不斷被發明以同時降低元件順偏時的導通電阻和增加元件逆偏時的崩潰電壓，以在電路運作時達到最低的功率消耗。其中，RESURF技術尤為普遍地被使用在各種高壓功率元件設計中。

在本論文中全面研究了一個p埋層於RESURF高壓橫向PN二極體中的設計方法，找出重要的元件參數，透過電腦模擬與實驗驗證來探討這些參數是如何影響高壓半導體元件的導通電阻和崩潰電壓，並進一步分析其物理機制。其中針對p埋層的垂直位置，水平位置，和摻雜濃度提出元件的優化設計準則，提供對崩潰電壓和導通電阻在進行最佳化權衡設計時的參考。依此設計法則所設計出的PN二極體，實驗結果顯示可達到30.7％的元件崩潰電壓提升。本論文將所了解的物理機制及元件設計準則進一步擴展到高壓橫向擴散金屬氧化物半導體場效電晶體 (LDMOSFET) 的設計應用上，二維電腦模擬顯示比傳統的RESURF LDMOSFET元件在源極側達到了4倍的表面電場降低及32 ％的崩潰電壓提升。實驗結果展現出所設計的高壓元件逼近理論的Baliga Power Law，導通電阻比現行所發表的接面隔離LDMOSFET元件表現出低了40％的優異性能。論文中也闡述了高壓LDMOSFET元件在幾何構造，場效電板及電荷守恒的設計要點。

另一方面，高壓元件的安全操作範圍 (SOA) 也是極重要的性能，因其決定電路操作的最大範圍及系統的穩定性。於元件導通狀態下，通常在汲極偏壓接近累增崩潰電壓時，會觸發源極端的寄生雙極性電晶體導通效應並造成導通崩潰，此現象限制了高壓元件的安全操作範圍。然而，依本論文提出的設計法則所設計的LDMOSFET突破性的抑制了因寄生雙極性接面所導致的導通崩潰，並有效利用元件Kirk效應在高壓操作區突破了元件因高飄移區寄生阻抗所導致的準飽和電流限制，飽和電流隨閘極電壓的增加而等比例增加。實驗數據顯示此性能的提升擴展了功率元件的安全操作範圍多達2倍以上。論文透過實驗量測數據及二維電腦輔助模擬來分析並驗證所討論之高壓元件安全操作範圍的提升現象及成因。

Climate change by carbon dioxide emission has emerged as a big issue of the world. The electrical power energy saving and optimization are necessary as a whole to be solved for a sustainable world. Recently high voltage integrated circuits (HVICs) have been receiving interest and becoming key technologies to improve power conversion and controls from the process of energy exchange and minimize energy loss for use in the various high-voltage (HV) applications, including switch-mode power supplies, LED lighting, electronic ballast, motor drivers. Lateral high voltage semiconductor power devices have been widely used in HVICs design to achieve low power consumption and high energy transfer efficiency. In recent years, there have been lots of efforts and new innovative device structures proposed to minimize the on-state resistance and conduction power losses while maintain the high blocking voltage of power devices. The design concept most commonly applied in modern high performance power devices is the RESURF (REduce SURface Field) technique.

In this thesis, important parameters of the p-buried layer of a high voltage RESURF PN diode are comprehensively analyzed and discussed in terms of effects on device performance, including breakdown voltage and specific turn-on resistance, Ron,sp. The key parameters are identified and guidelines for designing the vertical position, lateral location, and doping concentration of the p-buried layer are suggested to optimize the device turn-on resistance and breakdown voltage tradeoff. The experimental results demonstrate that the PN diode with the proposed p-buried layer optimization design can improve breakdown voltage by 30.7% but with very little (2.7%) sacrifice in the specific on-resistance Ron,sp. The physics mechanisms and device design guidelines discussed in this paper was further extended to the design of high voltage LDMOSFET (Laterally Diffused Metal-Oxide Semiconductor Field-Effect Transistor). Two-dimensional simulations displayed that, compared to conventional triple RESURF structure, the present device provides a 4-fold reduction in the surface electric field on the source side and a 32% improvement in blocking voltage. Experimental results demonstrate that the BV-Ron,sp figure of merit (FOM) approaches the ideal Baliga’s power law. The specific on-resistance shows superior 40% lower performance than published JI (Junction Isolation) LDMOSFET device families. The optimal charge balance and geometrical design to achieve the lowest specific on-resistance (Ron,sp) with the desired maximum high breakdown voltage are displayed and discussed by simulations and experiment results.

This thesis extends the investigation into device SOA (Safe Operating Area) in terms of p-buried RESURF designs. The device SOA (safe operation area) is crucial to the performance and robustness of circuit designs for switching power supply applications. When the drain bias (VDS) of the device approaches the avalanche breakdown voltage, a parasitic n-p-n bipolar turn-on at source side is usually occurred, which causes early on-state breakdown in the LDMOSFET and limits the SOA range. The LDMOSFET with the proposed p-buried layer optimization design shows effectively suppressing the parasitic n-p-n bipolar on-state breakdown and enhance increasing the SOA capability. By triggering a Kirk effect to start before parasitic bipolar turn-on in the LDMOSFET, the on-state drain current (IDS) breaks the traditional Quasi-saturation limit and is dramatically expanded to be almost proportional to VGS at high drain bias (VDS) area, which substantially increases both current handling capability and the SOA margin when the power device is transiently operating between on-state and off-state. The experimental result shows that the SOA of the present device is remarkably increased by over 2-fold, which much benefits the performances of circuit designs for switching power supply applications.

[1] S. Mukherjee, B. Manor, “Opportunities and Challenges with Net Zero Energy Buildings”. Proc. ISPSD, pp. 1-5, May, 2011.
[2] H. Ohashi, “Power devices now and future, strategy of Japan”. Proc. ISPSD, pp. 9-12, Jun. 2012.
[3] B.J. Baliga, Fundamentals of Power Semiconductor Devices, United States of America: North Carolina State University, 2008.
[4] Mohan, Undeland, Robbins, Power Electronics: Converters, Applications and Design, 3rd ed., Copyright 1995 by John Wiley & Sons, Inc.
[5] Hardikar, S., Tadikonda, R., Green, D., Vershinin, K.V., and Sankara Narayanan, E.M., “Realizing High-Voltage Junction Isolation LDMOS Transistors with Variation in Lateral Doping” Electron Devices, vol.51, no.12, pp. 2223-2228, Dec. 2004.
[6] A.W. Ludikhuize, “A review of RESURF technology,” in Proc. ISPSD, 2000, pp.11-18.
[7] Disney, D.R., Paul, A.K., Darwish, M., Basescki, R., and Rumennik, V., “A new 800V lateral MOSFET with dual conduction paths”. Proc. ISPSD, 2001, p.399.
[8] Fujihira, T., and Miyasaka, Y., “Simulated superior performances of semiconductor superjunction devices”, ISPSD 98, 1998, pp. 423.
[9] Sze, S.M, Physics of Semiconductor Devices, 2nd ed., Copyright 1981 by John Willey & Sons Inc.
[10] Robert F. Pierret, Semiconductor Device Fundamentals. United States of America: Addison-Wesley, 1996, Chap. 6.
[11] Sima Dimitrijev, Understanding Semiconductor Devices. United States of America: Oxford University Press, Inc., 2000, Chap. 3.
[12] A.G. Chynoweth, “Ionization Rates for Electrons and Holes in Silicon, “Physical Review, Vol. 109, pp. 1537-1545, 1958.
[13] A.G. Chynoweth, “Uniform Silicon P-N Junctions II: Ionization rates for Electrons,” Journal of Applied Physics, Vol. 31, pp 1161-1165, 1960.
[14] C.R. Crowell and S.M. Sze, “Temperature Dependence of Avalanche Multiplication in Semiconductors,” Applied Physics Letters, Vol. 9, pp 242-244, 1996.
[15] R. Van Overstraeten and H. De Man. “Measurement of the Ionization Rates in Diffused Silicon P-N Junctions,” Solid State Electrons, Vol. 13, pp. 583-590, 1970.
[16] W. Fulop, “Calculation of Avalanche Breakdown of Silicon P-N Junctions”, Solid-State Electronics, Vol. 10, pp. 39-43, 1967.
[17] B.J. Baliga, Power Semiconductor Devices, United States of America: North Carolina State University, 1996.
[18] B. L. Anderson and R. L. Anderson, Fundamentals of Semiconductor Devices. United States of America: McGraw-Hill, 2005, Chap. 5.
[19] D. J. Roulston, Bipolar Semiconductor Devices. United States of America: McGraw-Hill, 1990, Chap. 3.
[20] Yuan Taur, Tak H. Ning, Fundamentals of Modern VLSI Devices. United Kingdom: Cambridge, 1998, Chap. 2.
[21] Vrej Barkhordarian, Power MOSFET Basics, International Rectifier, EI Segundo, Ca.
[22] F. Udrea, “State-of-the-art technologies and devices for high voltage integrated circuits,” IET, Circuits Devices Syst., vol.1, no.5, pp.357-365, Oct. 2007.
[23] A.W. Ludikhuize, “A review of RESURF technology,” in Proc. ISPSD, 2000, pp.11-18.
[24] W. Chen, B. Zhang, and Z. Li, “SJ-LDMOS with high breakdown voltage and ultra-low on-resistance,” Electron. Lett., vol.42, no.22, pp.1314-1316, Oct.2006.
[25] Appels, J.A., and Vaes, H.M.J, “ High voltage thin layer devices (RESURF devices)”. IEDM Technical Digest, 1979, p.238.
[26] Vaes, H.M.J., and Appels, J.A, “ High voltage high current lateral devices (RESURF devices)”. IEDM Technical Digest, 1980, pp.87-90.
[27] Koishikawa, Y., Takahashi, M., Yanagigawa, H., and Kuriyama, T., “Double RESURF device technical for power Ics”, NEC Res. Dev., 1994, 35, (4), pp.438-443.
[28] De Souza, M.M., and Sankara Narayanan, E.M., “Double RESURF technology for HVICs”, Electron. Lett., 1996, 32, (12), p.1092.
[29] M. Imam, Z. Hossain, M. Quddus, J. Adams, C. Hoggatt, T. Ishiguro, and R. Nair, “Design and Optimization of Double-RESURF High-Voltage Lateral Devices for a Manufacturable Process”, Electron Devices, vol.50, no.7, pp. 1697-1701, Jul. 2003.
[30] Disney, D.R., Paul, A.K., Darwish, M., Basescki, R., and Rumennik, V., “A new 800V lateral MOSFET with dual conduction paths”, in Proc. ISPSD, 2001, p.399.
[31] Udrea, F., Popescu, A., and Milne, W.I, “3D RESURF double-gate MOSFET: a revolutionary power device concept”, Electron. Lett., vol. 34, no. 8, pp. 808-809, Apr. 1998,
[32] Fujihira, T., and Miyasaka, Y.: ‘Simulated superior performance of semiconductor superjunction devices’, in Proc. ISPSD, 1998, p. 423
[33] W. Choi and D. Son, New Generation Super-Junction MOSFETs, SuperFET II and SuperFET II Easy Drive MOSFETs for High Efficiency and Lower Switching Noise, Fairchild Semiconductor, 2013.
[34] Deboy, G., et al., “A new generation of high voltage MOSFETs breaks the limit line of silicon”. Technical Digest, IEDM-IEEE, 1998, p. 683.
[35] L. Lorenz, I. Zverev, J. Hancock, “Second Generation CoolMOS Improves on Previous Generation's Characteristics”. Power Electronics, Nov. 1, 2010.
[36] Jaejil Lee, Charged Balanced Power Devices, Fairchild Semiconductor, 2008.
[37] N. Fujishima, M. Saito, A. Kitamura, Y. Urano, G. Tada and Y. Tsuruta, “A 700V Lateral Power MOSFET with Narrow Gap Double Metal Field Plates Realizing Low On-resistance and Long-term Stability of Performance,” in Proc. ISPSD, 2001, pp.255-258.
[38] S.C. Sun, et, al., “Modeling of the On-Resistance of LDMOS, VDMOS and VMOS Power Transistors” IEEE Tran. Electron Devices, vol. ED-27, pp. 356-367, Feb. 1980.
[39] T. Efland, et. Al., “An Optimized RESURF LDMOS Power Device Module Compatible with Advanced Logic Processes”, Technical Digest of IEDM, pp. 237-240, 1992.
[40] K. Kobayashi, et. Al., “High Voltage SOI CMOS IC Technology for Driving Plasma Display Panels”, Processings of 10th ISPSD, pp. 141-144, 1998.
[41] B.J. Baliga, “Trends in power semiconductor devices”, IEEE Trans. Electron Devices, vol. 43, no. 10, pp. 1717-1731, Jul. 1964
[42] P.A. Thollot, “Power electronics technology and applications 1993”, IEEE Technology Update Series, New York (1993).
[43] R.L. Davies and F.E. Gentry, “Control of electric field at the surface of PN junctions”, IEEE Trans. Electron Devices, vol. 11, no. 7, pp. 313-323, Jul. 1964
[44] V.A.K. Temple, “Increased avalanche breakdown voltage and controlled surface electric fields using a junction termination extension (JTE) technique”, IEEE Trans. Electron Devices, vol. 30, no. 8, pp. 954-957, Aug. 1983.
[45] W. Schroen, R.D. Woodruff and D. Farrington, “Influence of non-equilibrium carriers on the surface breakdown of diodes and MOS-structures”, IEEE Trans. Electron Devices, vol. 13, no. 7, pp. 570-577, Jul. 1966.
[46] Hamza Yilmaz, “Optimization and surface charge sensitivity of high-voltage blocking structures with shallow junctions”, IEEE Trans. Electron Devices, vol. 38, no. 7, pp. 1666-1675, Jul. 1991.
[47] J.A. Apples and H.M.J. Vaes, “High Voltage Thin Layer Device (RESURF DEVICES)”, IEDM Technical Digest, pp. 238-241, 1979.
[48] A.W. Ludikhuize, “A Review of RESURF Technology”, in Proc. ISPSD, pp. 11-18, 2000.
[49] P.Walker, J.T. Davies and K.l. Nuttall, “A numerical analysis of the resurf diode structure”, in Proc. IEE, Vol. 132, Pt.1, No.6, December 1985.
[50] Vaes, H.M.J., and Appels, J.A.: “High voltage high current lateral devices (RESURF devices)”. IEDM Technical Digest, pp. 87-90, 1980.
[51] V. Khemka, V. Parthasarathy, R. Zue, A. Bose, “A Floating RESURF (FRESURF) LD-MOSFET Device Concept”, IEEE Electron Device Lett., vol. 24, no. 10, pp. 664-666, Oct. 2003.
[52] Koishikawa, Y., Takahashi, M., Yanagigawa, H., and Kuriyama, T., “Double RESURF device technical for power Ics”, NEC Res. Dev., vol. 35, no. 4, pp. 438-443, 1994.
[53] De Souza, M.M., and Sankara Narayanan, E.M.: “Double RESURF technology for HVICs”, Electronics Letters, vol 32, no 12, p.1092-1093, Jun. 1996.
[54] M. Imam, Z. Hossain, M. Quddus, J. Adams, C. Hoggatt, T. Ishiguro, and R. Nair, “Design and Optimization of Double-RESURF High-Voltage Lateral Devices for a Manufacturable Process”, IEEE Trans. Electron Devices, vol.50, no.7, pp. 1697-1701, Jul. 2003.
[55] D.R. Disney, A.K. Paul, M. Darwish, R. Basecki, V. Rumennik, “A new 800V lateral MOSFET with dual conduction paths”, in Proc. ISPSD, 2001.
[56] B. Duan, B. Zhang, Z. Li, “New Concept for Improving Characteristics of High-Voltage Power Devices by Buried Layers Modulation Effect”, in Proc. ICSICT, 2006.
[57] C.K. Jeon, J.J. Kim, Y.S. Choi, M.H. Kim, S.L. Kim, H.S. Kang, C.S. Song, “Analysis of LDMOS structure with inclined p-bottom region”, in Proc. ISPSD, 2002.
[58] B.J. Baliga, Fundamentals of Power Semiconductor Device. p. 121, Springer, 2008.
[59] K. Shenai, R. S. Scott, B. J. Baliga, “Optimum Semiconductors for High-Power Electronics,” IEEE Trans. Electron Devices, vol. 36, no. 9, pp. 1811-1823, Sep. 1989.
[60] B.J. Baliga, “Introduction” in Power Semiconductor Devices, United States of America: North Carolina State University, 1995, Chap. 1, pp.1-8.
[61] F. Udrea, “State-of-the-art technologies and devices for high voltage integrated circuits,” IET, Circuits Devices Syst., vol.1, no.5, pp.357-365, Oct. 2007.
[62] A.W. Ludikhuize, “A review of RESURF technology,” in Proc. ISPSD, 2000, pp.11-18.
[63] W. Chen, B. Zhang, and Z. Li, “SJ-LDMOS with high breakdown voltage and ultra-low on-resistance,” Electron. Lett., vol.42, no.22, pp.1314-1316, Oct.2006.
[64] Y. Suzuki, T. Kishida, H. Takano, Y. Shirai and M. Suzumura, “3-D Effect of Cell Designs on the Breakdown Voltage of Power SOI-LDMOS”, Proc. IEEE International SOI Conference, Oct. 1996, pp.134-135.
[65] S.H. Lee, C.K. Jeon, J.W. Moon and Y.C. Choi, “700V Lateral DMOS with New Source Fingertip Design”, Proc. ISPSD, 2008, pp.141-144.
[66] Y. S. Choi, C. K. Jeon, J. J. Kim, M. H. Kim, S. L. Kim, H. S. Kang and C. S. Song, “800V BCD 1Chip Process for Smart Power IC”, Power Electronics, 2001, pp.599-602.
[67] B.J. Baliga, Fundamentals of Power Semiconductor Devices, United States of America: North Carolina State University, 2008, Chap. 6, pp.280-281.
[68] M.M. Iqbal, F. Udrea, E. Napoli, “On the static performance of the RESURF LDMOSFETs for power ICs”. Proc. ISPSD, 2009, pp.247-250.
[69] M.M. Iqbal, F. Udrea, “Technology-Based Static Figure of Merit for High Voltage ICs”, Proceeding of CAS’06, vol.2, pp.417-420, 2006.
[70] Hardikar, S., Tadikonda, R., Green, D., Vershinin, K.V., and Sankara Narayanan, E.M., “Realizing High-Voltage Junction Isolation LDMOS Transistors with Variation in Lateral Doping” Electron Devices, vol.51, no.12, pp. 2223-2228, Dec. 2004.
[71] Disney, D.R., Paul, A.K., Darwish, M., Basescki, R., and Rumennik, V., “A new 800V lateral MOSFET with dual conduction paths”. Proc. ISPSD, 2001, p.399.
[72] Philip L. Hower, “Safe Operating Area-a New Frontier in LDMOS Design”, Proc. ISPSD, 2002, pp.1-8.
[73] B.J. Baliga, Fundamentals of Power Semiconductor Devices, United States of America: North Carolina State University, 2008, Chap. 6, pp.436-447.
[74] A. W. Ludikhuize, “Kirk effect limitations in high voltage IC’s”, Proc. ISPSD, 1994, pp. 249-252.