高速微型化CMOS類比等化器｜國立清華大學博碩士論文庫

簡易檢索 / 詳目顯示

回結果列表

研究生：	謝賀捷 Hsieh, Ho-Chieh
論文名稱：	高速微型化CMOS類比等化器 High Speed Miniaturized CMOS Analog Equalizers
指導教授：	徐碩鴻
口試委員:	孟慶宗黃國威
學位類別：	碩士 Master
系所名稱：	電機資訊學院 - 電子工程研究所 Institute of Electronics Engineering
論文出版年：	2012
畢業學年度：	101
語文別：	英文
論文頁數：	52
中文關鍵詞：	類比等化器、微型化、摺疊式主動電感、立體微型電感
外文關鍵詞：	analog eqaulizer, folded active inductor, 3D solenoid inductor, inductive peaking, Cherry-Hooper amplifier
相關次數：	點閱：3 下載：0
分享至:	分享至facebook 分享至twitter

查詢本校圖書館目錄查詢臺灣博碩士論文知識加值系統勘誤回報

雖然inductive peaking技術可以有效地提升頻寬，但是使用傳統被動式電感，需要大量的面積。為了減少晶片面積與成本，在論文中，主要探討兩項有線通訊微型化CMOS類比等化器之設計、模擬與量測。
首先，本論文實現一個90奈米製程的20 Gb/s微型化類比等化器。為了補償3公尺長的同軸電纜線在10GHz的10dB損耗，此等化器混合使用摺疊式主動電感與電容/電阻源極退化的技術。比起傳統主動電感與被動式螺旋電感，摺疊式主動電感消耗比較少的壓降與面積。在提供1.2伏的電壓下，此等化器的功耗45 mW，面積僅佔0.14 × 0.28 mm2。在18、19和20 Gb/s量測到最大峰對峰抖動值，分別是14, 13, 15 ps。
接著，本論文設計另一個使用立體微型電感之20 Gb/s微型化類比等化器。立體微型電感的等效電容比立體堆疊式電感小很多。根據模擬顯示，在同樣電感值與面積之下，立體微型電感的自諧振頻率比立體堆疊式電感高過10GHz以上。此外，在相同電感值的情況，立體微型電感所佔的面積，比起被動式螺旋電感，小了至少1/36倍。因此，利用立體微型電感可以降低晶片的尺寸與成本。此電路使用90奈米製程與1.2伏電壓，功耗14 mW，面積僅佔0.21 × 0.26 mm2。

The inductive peaking technique is effective to broaden the bandwidth, but it requires a large chip area. In this thesis, two high speed miniaturized CMOS equalizers up to 20 Gb/s are proposed for wireline communications. The equalizers are discussed regarding the design, simulation, and measurement results.
Firstly, a 20 Gb/s miniaturized equalizer is realized in 90nm CMOS process. To compensate the coaxial cable loss of 10 dB (~ 3 meters) at 10 GHz, the equalizer incorporates folded active inductors with capacitive and resistive degeneration. Compared to the conventional active and spiral inductors, the folded active inductor consumes lower voltage and occupies less area. The circuit consumes 45mW from a 1.2 V supply, and only occupies 0.14 × 0.28 mm2. The measured maximum peak-to-peak jitter for 18, 19, and 20 Gb/s PRBSs are 14, 13, 15 ps, respectively.
Next, another 20 Gb/s miniaturized analog equalizer using 3D solenoid inductors is presented. The equivalent capacitance of the 3D solenoid inductor is much smaller than that of the typical stacked inductor. According to the measurement results, the self-resonance frequency of the 3D solenoid inductor exceeds that of the stacked inductor by 10 GHz with the same area and inductance. In addition, the area of the 3D solenoid inductor is 1/36 times smaller than that of the spiral inductor with the same inductance. Hence, utilizing the small area of 3D solenoid inductor can reduce the size of the chip and lower the cost. The circuit, fabricated in 90nm CMOS process, consumes 14 mW from a 1.2 V supply, and only occupies 0.21 × 0.26 mm2.

ABSTRACT  ii
摘要  iii
CONTENTS  v
LIST OF FIGURES  vii
Chapter 1  Introduction  1
1    Motivation  1
2    Thesis Organization  2
Chapter 2  Basic Concepts and Broadband Techniques of Equalizer  3
1    Overview of WireLine Communication  3
2    Basic Concepts of Equalizer  5
2.1    NRZ and RZ Signaling  5
2.2    Pseudo-Random Binary Sequences (PRBSs)  6
2.3    Intersymbol Interference  7
2.4    Eye Diagram  9
2.5    Jitter  11
3    Broadband Techniques of Equalizer  12
3.1    Capacitive/Resistive Degeneration  12
3.2    Inductive Peaking  13
3.3    Cherry-Hooper Amplifier  14
Chapter 3  A 20-Gb/s Miniaturized Analog Equalizer Using Folded Active Inductors in 90nm CMOS  17
1    Design of Active Inductor  17
1.1    Conventional Active Inductors  17
1.2    Folded Active Inductor  18
2    Circuit Topology  20
2.1    Equalizing Filter  20
2.2    Predriver  23
2.3    Output Buffer  24
3    Measurement Results  25
3.1    Die Photograph  25
3.2    Measurement Setup  25
3.3    Eye Diagram  27
3.4    Frequency Response  32
3.5    Performance Summary  33
Chapter 4  A 20-Gb/s Miniaturized CMOS Analog Equalizer Using 3D Solenoid Inductors in 90nm CMOS  34
1    Design of 3D Inductor  34
1.1    Basic Concepts of Spiral Inductors  34
1.2    3D Stacked Inductors  36
1.3    3D Solenoid Inductors  37
2    Circuit Topology  41
3    Simulation Results  46
3.1    Layout  46
3.2    Eye Diagram  47
3.3    Frequency Response  48
3.4    Performance Summary  49
Chapter 5  Conclusion  50
1    Conclusion  50
References  51

                                

[1] Y. Kudoh, M. Fukaishi, and M. Mizuno, "A 0.13-μm CMOS 5-Gb/s 10-m 28AWG cable transceiver with no-feedback-loop continuous-time post-equalizer," IEEE J. Solid-State Circuits, vol. 38, pp. 741-746, 2003.
[2] J. Lee, "A 20-Gb/s Adaptive Equalizer in 0.13-μm CMOS Technology," IEEE J. Solid-State Circuits, vol. 41, pp. 2058-2066, 2006.
[3] S. Gondi, L. Jri, D. Takeuchi, and B. Razavi, "A 10Gb/s CMOS adaptive equalizer for backplane applications," in IEEE International Solid-State Circuits Conference Digest of Technical Papers, 2005, pp. 328-601 Vol. 1.
[4] Z. Guangyu Evelina and M. M. Green, "A 10 Gb/s BiCMOS adaptive cable equalizer," IEEE J. Solid-State Circuits, vol. 40, pp. 2132-2140, 2005.
[5] Y. Tomita, M. Kibune, J. Ogawa, W. W. Walker, H. Tamura, and T. Kuroda, "A 10-Gb/s receiver with series equalizer and on-chip ISI monitor in 0.11-μm CMOS," IEEE J. Solid-State Circuits, vol. 40, pp. 986-993, 2005.
[6] J.-S. Choi, M.-S. Hwang, and D.-K. Jeong, "A 0.18-μm CMOS 3.5-gb/s continuous-time adaptive cable equalizer using enhanced low-frequency gain control method," IEEE J. Solid-State Circuits, vol. 39, pp. 419-425, 2004.
[7] C.-F. Liao and S.-l. Liu, "A 40 Gb/s CMOS Serial-Link Receiver With Adaptive Equalization and Clock/Data Recovery," IEEE J. Solid-State Circuits, vol. 43, pp. 2492-2502, 2008.
[8] J.-H. Lu, K.-H. Chen, and S.-I. Liu, "A 10-Gb/s Inductorless CMOS Analog Equalizer With an Interleaved Active Feedback Topology," IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 56, pp. 97-101, 2009.
[9] K.-H. Cheng, Y.-C. Tsai, Y.-H. Wu, and Y.-F. Lin, "A 5-Gb/s Inductorless CMOS Adaptive Equalizer for PCI Express Generation II Applications," IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 57, pp. 324-328, 2010.
[10] E. M. Cherry and D. E. Hooper, "The design of wide-band transistor feedback amplifiers," Proceedings of the Institution of Electrical Engineers, vol. 110, pp. 375-389, 1963.
[11] A. X. Widmer and P. A. Franaszek, "A DC-Balanced, Partitioned-Block, 8B/10B Transmission Code," IBM Journal of Research and Development, vol. 27, pp. 440-451, 1983.
[12] B. Razavi, Design of integrated circuits for optical communications, Second edition. ed. Hoboken, New Jersey: Wiley, 2012.
[13] E. Sackinger and W. C. Fischer, "A 3-GHz 32-dB CMOS limiting amplifier for SONET OC-48 receivers," IEEE J. Solid-State Circuits, vol. 35, pp. 1884-1888, 2000.
[14] W.-Z. Chen and C.-H. Lu, "A 2.5 Gbps CMOS optical receiver analog front-end," in Proceedings of the IEEE Custom Integrated Circuits Conference, 2002, pp. 359-362.
[15] C.-H. Wu, J.-W. Liao, and S.-I. Liu, "A 1V 4.2mW fully integrated 2.5Gb/s CMOS limiting amplifier using folded active inductors," in Proceedings of the International Symposium on Circuits and Systems, 2004, pp. I-1044-7 Vol.1.
[16] S. A. Ibrahim and B. Razavi, "A 20Gb/s 40mW equalizer in 90nm CMOS technology," in IEEE International Solid-State Circuits Conference Digest of Technical Papers, 2010, pp. 170-171.
[17] A. Zolfaghari, A. Chan, and B. Razavi, "Stacked inductors and transformers in CMOS technology," IEEE J. Solid-State Circuits, vol. 36, pp. 620-628, 2001.
[18] C.-C. Tang, C.-H. Wu, and S.-I. Liu, "Miniature 3-D inductors in standard CMOS process," IEEE J. Solid-State Circuits, vol. 37, pp. 471-480, 2002.

全文公開日期本全文未授權公開 (校內網路)
全文公開日期本全文未授權公開 (校外網路)

簡易檢索 / 詳目顯示

相關論文