人們所生活的環境為類比訊號的世界，然而隨著科技發展的進步，不論是在資料儲存、資訊運算或是訊號處理等等，電腦所提供的數位世界已經成為不可或缺的一環，為了使類比世界能與數位世界產生連結，因此類比數位轉換器成為了十分重要的存在。
本論文提出一個每秒8000萬次取樣12位元帶冗餘位連續漸進式類比數位轉換器，使用台積電65奈米製程來設計，供應電壓為1.2V，輸入訊號為39.62890625MHz接近奈奎斯特頻率的模擬之下，DNL為+0.253/-0.248 LSB，INL為+0.118/-0.183 LSB，無雜訊動態範圍(SFDR)為79.85 dB，訊號失真比(SNDR)為72.25 dB，有效位元數(ENOB)為11.71 bit，平均消耗功率為5.475mW。

The environment people live in is a world of analog signals. However, with the advancement of technology, the digital world provided by computers has become an indispensable part, whether in data storage, information computing or signal processing. The analog world can be connected with the digital world, so the analog-to-digital converter has become a very important existence.
A 80MS/s 12-bit Sucessive-Approximation Analog-to-Digital Converter With Redundancy is implemented in a TSMC 65 nm CMOS technology. The supply voltage is 1.2 V. With the input frequency 69.453 MHz,near the Nyquist frequency,The DNL is +0.253/-0.248 LSB and the INL is +0.118/-0.183 LSB. The SFDR is 79.85dB,the SNDR is 72.25dB and the effective number of bits (ENOB) is11.71 bits.The average power consumption in this work is 5.475 mW .

[1] Chang, Albert Hsu Ting. Low-power high-performance SAR ADC with redundancy and digital background calibration. Diss. Massachusetts Institute of Technology, 2013.
[2] Kenton T. Veeder, “DACs Used in ADC Architectures and Read-in ICs,” Digital Converters for Image Sensors, Chapter 3, 2015
[3] B. P. Ginsburg and A.P. Chandrakasan"An energy-efficient charge recyclingapproach for a SAR converter with capacitive DAC", Proc. IEEE Symp. Circuits Syst.,pp.184 -187 2005
[4] B. P. Ginsburg and A. P. Chandrakasan, "500-MS/s 5-bit ADC in 65-nm CMOS with split capacitor array DAC," IEEE J. Solid-State Circuits, vol. 42, no. 4, pp. 739-747, Apr. 2007.
[5] C.C. Liu, et al, "A 10-bit 50-MS/s SAR ADC with a monotonic capacitor switching procedure,"IEEE J. Solid-State Circuits, vol.45, no. 4, Apr. 2010, pp. 731-740.
[6] Hariprasath, V., et al. "Merged capacitor switching based SAR ADC with highest switching enery-efficiency." Electronics Letters 46.9 (2010): 620-621
[7] Sanyal, Arindam, and Nan Sun. "An energy-efficient low frequency-dependence switching technique for SAR ADCs." IEEE Transactions on Circuits and Systems II: Express Briefs 61.5(2014):294-298.
[8] T. Ogawa, H. Kobayashi, M. Hotta, Y. Takahashi, H. San, and N. Takai, "SAR ADC algorithmwith redundancy," IEEE Asia-Pacific Conf. Circuits Syst. Proceedings, APCCAS, no. 2, pp.568-271,2008.
[9] F. Kuttner, "A 1.2V 10b 20MSample/s non-binary successive approximation ADC in 0.13um CMOS," 2002 IEEE Int. Solid-State Circuits Conf. Dig. Tech. Pap. (Cat. No.02CH373 15), vol.1, pp.176-177,2002
[10] T. Ogawa, H. Kobayashi, Y. Takahashi, N. Takai, M. Hotta, H. San, T. Matsuura, A. Abe, K.Yagi, T. Mori, "SAR ADC Algorithm with Redundancy and Digital Error Correction", IEICE Trans. Fundamentals, vol.E93-A, no.2 (Feb. 2010).
[11] B. Murmann, "On the use of redundancy in successive approximation A/D converters," in Proc.IEEE Int. Conf. Sampling Theory and Applications (SampTA), 2013, pp. 1-4
[12] Liu,Chun-Cheng, et al. "A 10b 100MS/s 1.13 mW SAR ADC with binary-scaled error compensation." Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2010 IEEE International.
[13] C. C. Liu, C. H. Kuo, and Y. Z. Lin,"A 10 bit 320 MS/s Low-Cost SAR ADC for IEEE 802. 1 1 ac Applications in 20 nm CMOS," IEEE J. Solid-State Circuits, vol. 50, no. 11, pp. 2645-2654,2015.
[14] A. M. Abo and P. R. Gray, "A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter," IEEE J. Solid-State Circuits, vol. 34, pp. 599-606, May 1999.
[15] D. Aksin, M. Al-Shyoukh, and F. Maloberti, "Switch Bootstrapping for Precise Sampling Beyond Supply Voltage", IEEE Journal of Solid State Circuits, pp. 1938-1943, Aug.2006.
[16] Huang, Guanzhong, and Pingfen Lin. "A fast bootstrapped switch for high-speed high-resolution A/D converter." Circuits and Systems (APCCAS), 2010 IEEE Asia Pacific Conference on. IEEE, 2010.
[17] Chen, Hongmei, et al. "A high-performance bootstrap switch for low voltage switched-capacitor circuits." Radio-Frequency Integration Technology (RFIT), 2014 IEEE International Symposium on. IEEE, 2014.
[18] R.Sangeetha, A.Vidhyashri, M.Reena, R.B.Sudharshan, Sangeetha Govindan, J.Ajayan " An Overview Of Dynamic CMOS Comparators" 2019 5th International Conference on Advanced Computing & Communication Systems (ICACCS)
[19] Kobayashi, Tsuguo, et al. "A current-controlled latch sense amplifier and a static power-saving input buffer for low-power architecture." IEICE transactions on electronics 76.5 (1993): 863-867.
[20] Shivam Singh Baghel, D.K.Mishra "Design and Analysis of Double-Tail Dynamic Comparator for Flash ADCs" 2018 International Conference on Circuits and Systems in Digital Enterprise Technology (ICCSDET)
[21] Van Elzakker, Michiel, et al. "A 10-bit Charge-Redistribution ADC Consuming 1.9uW at 1MS/s." IEEE Journal of Solid-State Circuits 45.5 (2010): 1007-1015.
[22] Mansoure Yousefirad, Mohammad Yavari "Kick-back Noise Reduction and Offset Cancellation Technique for Dynamic Latch Comparator"2021 29th Iranian Conference on Electrical Engineering (ICEE)
[23] Figueiredo, Pedro M., and Joao C. Vital. "Kickback noise reduction techniques for CMOS latched comparators." IEEE Transactions on Circuits and Systems II: Express Briefs 53.7 (2006): 541-545.
[24] Tsai, Jen-Huan, et al. "A 0.003 mm2 10 b 240 MS/s 0.7 mW SAR ADC in 28 nm CMOS With Digital Error Correction and Correlated-Reversed Switching." IEEE Journal of Solid-State Circuits 50.6 (2015): 1382-1398.