非揮發性記憶體(Non-volatile random-access memory/NVRAM)變為嵌入式系統的主流儲存裝置，由於其優越的特性，例如：尺寸小、低功耗、低讀取寫入延遲。和動態隨機存取記憶體(DRAM)不同，大部分的NVRAM都有非對稱性的效能及能量消耗。通常在NVRAM上，一個寫入的操作與讀取的操作相比會消耗更多的能量與時間。不幸的是現在嵌入式與行動裝置的檔案系統，像是EXT2/3和EXT4都不利於NVRAM，原因是現在的行動與嵌入式裝置使用了日誌型檔案系統，雖然日誌型檔案系統提高了檔案系統的資料安全性，但在寫入日誌的兩階段：commit和checkpoint，會造成相同資料的二次寫入，增加額外的寫入。雖然有許多減少寫入操作的相關研究被提出，這些仍然不能有效地降低日誌型檔案系統造成的寫入放大。這樣的觀察促使了這篇論文提出兩階段的縮減寫入量的日誌型檔案系統，叫做wrJFS。在第一個階段，wrJFS將資料區分成兩類：元資料(Metadata)和用戶資料(Userdata)。因為元資料的大小通常非常小（少量的位元組），故使用位元組日誌(Byte-enable journaling)機制來處理元資料。相對的用戶資料是遠大於元資料，將於在第二階段時被硬體編碼器壓縮，這樣一來可以避免寫入放大。wrJFS在一個EXT3的模擬器進行並運行了一系列的實驗。實驗結果顯示，wrJFS與EXT3比較，可以平均89.7％減少寫入操作。

Non-volatile random-access memory (NVRAM) becomes a mainstream storage device in embedded systems due to its favorable features, such as small size, low power consumption and short read/write latency. Unlike dynamic random access memory (DRAM), the most NVRAM has asymmetric performance and energy consumption on read/write operations. Generally, on NVRAM, a write operation consumes more energy and time than a read operation. Unfortunately, current mobile/embedded file systems, such as EXT2/3 and EXT4, are very unfriendly for NVRAM devices. The reason is that in order to increase the reliability of file systems, current mobile/embedded file systems employ a journaling mechanism. Although a journaling mechanism raises the safety of data in a file system, it also writes the same data twice during data commitment and checkpoint. Though several related works have been proposed to reduce the size of a write operation, they still cannot effectively minimize the write amplification of a journaling mechanism. Such observations motivate this paper to design a 2-phase write-reduction journaling file system called wrJFS. In the first phase, wrJFS classified data into two categories: metadata and user data. Because the size of metadata is usually very small (few bytes), the metadata will be handled by partial byte-enabled journaling strategy. In contrast, the size of user data is very large relative to metadata; thus, user data will be processed in the second phase. In the second phase, user data will be compressed by hardware encoder so as to reduce the write size, and managed compressed-enabled journaling strategy to avoid the write amplification. The proposed wrJFS is conducted on an EXT3 simulator and runs a series of experiments. The experimental results show that the proposed wrJFS can reduce the size of the write request by 89.7% on average, compared with the original EXT3.

[1] Remzi H. Arpaci-Dusseau and Andrea C. Arpaci-Dusseau. Operating Systems: Three Easy Pieces, chapter Crash Consistency: FSCK and Journaling. Arpaci-Dusseau Books, 0.91 edition, May 2015.
[2] M. T. Chang, P. Rosenfeld, S. L. Lu, and B. Jacob. Technology comparison for large last-level caches (l3cs): Low-leakage sram, low write-energy stt-ram, and refresh-optimized edram. In High Performance Computer Architecture (HPCA2013), 2013 IEEE 19th International Symposium on, pages 143–154, Feb 2013.
[3] R. Chen, Z. Qin, Y. Wang, D. Liu, Z. Shao, and Y. Guan. On-demand block-level address mapping in large-scale nand flash storage systems. IEEE Transactions on Computers, 64(6):1729–1741, June 2015.
[4] Sheng-Wei Cheng, Yu-Fen Chang, Yuan-Hao Chang, Hsin-Wen Wei, and Wei-Kuan Shih. Warranty-aware page management for pcm-based embedded systems. In Proceedings of the 2014 IEEE/ACM International Conference on Computer-Aided Design, ICCAD ’14, pages 734–741, Piscataway, NJ, USA, 2014. IEEE Press.
[5] Hyun Jin Choi, Seung-Ho Lim, and Kyu Ho Park. Jftl: A flash translation layer based on a journal remapping for flash memory. Trans. Storage, 4(4):14:1–14:22, February 2009.
[6] Intel Corporation. Intel and micron produce breakthrough memory technology, 2015.
[7] Yu Du, Miao Zhou, Bruce R. Childers, Daniel Moss´e, and Rami Melhem. Bit mapping for balanced pcm cell programming. In Proceedings of the 40th Annual International Symposium on Computer Architecture, ISCA ’13, pages 428–439, New York, NY, USA, 2013. ACM.
[8] Sean Eilert, Mark Leinwander, and Giuseppe Crisenza. Phase change memory: A new memory enables new memory usage models. In Proc. IEEE 2009 International Memory Workshop, pages 1–2, May 2009.
[9] IOzone Organization. IOzone Filesystem Benchmark. http://www.iozone.org/.
[10] Y. Joo, D. Niu, X. Dong, G. Sun, N. Chang, and Y. Xie. Energy and endurance-aware design of phase change memory caches. In Design, Automation Test in Europe Conference Exhibition (DATE), 2010, pages 136–141, March 2010.
[11] Jeffrey Katcher. Postmark: a new file system benchmark. Network Appliance Tech Report TR3022, October 1997.
[12] Kwon, Y. Yoo, and K. Koh. Swapping strategy to improve i/o performance of mobile embedded systems using compressed file systems. In Embedded and Real-Time Computing Systems and Applications, 2008. RTCSA ’08. 14th IEEE International Conference on, pages 169–176, Aug 2008.
[13] Benjamin C. Lee, Engin Ipek, Onur Mutlu, and Doug Burger. Architecting phase change memory as a scalable dram alternative. pages 2–13, 2009.
[14] E. Lee, S. Hoon Yoo, and H. Bahn. Design and implementation of a journaling file system for phase-change memory. IEEE Transactions on Computers, 64(5):1349–1360, May 2015.
[15] Eunji Lee, Hyokyung Bahn, and Sam H Noh. Unioning of the buffer cache and journaling layers with non-volatile memory. In Presented as part of the 11th USENIX Conference on File and Storage Technologies (FAST 13), pages 73–80, 2013.
[16] Yong Li, Haifeng Xu, Rami Melhem, and Alex K. Jones. Space oblivious compression: Power reduction for non-volatile main memories. In Proceedings of the 25th Edition on Great Lakes Symposium on VLSI, pages 217–220. ACM, May 2015.
[17] Gregorio Narv´aez. Taking advantage of Ext3 journaling file system in a forensic investigation. Technical report, SANS Institute InfoSec Reading Room, December 2007.
[18] Poovaiah M. Palangappa and Kartik Mohanram. Flip-mirror-rotate: An architecture for bit-write reduction and wear leveling in non-volatile memories. In Proceedings of the 25th Edition on Great Lakes Symposium on VLSI, GLSVLSI ’15, pages 221–224, New York, NY, USA, 2015. ACM.
[19] Y. Park and J. s. Kim. zftl: power-efficient data compression support for nand flash-based consumer electronics devices. IEEE Transactions on Consumer Electronics, 57(3):1148–1156, August 2011.
[20] Vijayan Prabhakaran, Andrea C. Arpaci-Dusseau, and Remzi H. Arpaci-Dusseau. Analysis and evolution of journaling file systems. In Proc. USENIX 2005 Annual Technical Conference, pages 1–16, April 2005.
[21] M. K. Qureshi, J. Karidis, M. Franceschini, V. Srinivasan, L. Lastras, and B. Abali. Enhancing lifetime and security of pcm-based main memory with start-gap wear leveling. In Proceedings of the 42Nd Annual IEEE/ACM International Symposium on Microarchitecture, MICRO 42, pages 14–23, 2009.
[22] S. M. Seyedzadeh, R. Maddah, A. Jones, and R. Melhem. Pres: Pseudorandom encoding scheme to increase the bit flip reduction in the memory. In Design Automation Conference (DAC), 2015 52nd ACM/EDAC/IEEE, pages 1–6, June 2015.
[23] Daniel J Shoff, Jun Liu, and John C Southmayd. Compressed file system for non-volatile ram, September 13 2005. US Patent 6,944,742.
[24] M. Son, S. Lee, K. Kim, S. Yoo, and S. Lee. A small non-volatile write buffer to reduce storage writes in smartphones. In Design, Automation Test in Europe Conference Exhibition (DATE), 2015, pages 713–718, March 2015.
[25] C. Sun, A. Arakawa, and K. Takeuchi. Sea-ssd: A storage engine assisted ssd with application-coupled simulation platform. IEEE Transactions on Circuits and Systems I: Regular Papers, 62(1):120–129, Jan 2015.
[26] J. Yue and Y. Zhu. Accelerating write by exploiting pcm asymmetries. In High Performance Computer Architecture (HPCA2013), 2013 IEEE 19th International Symposium on, pages 282–293, Feb 2013.
[27] M. Zhao, Yuan Xue, Chengmo Yang, and C. J. Xue. Minimizing mlc pcmwrite energy for free through profiling-based state remapping. In Design Automation Conference (ASP-DAC), 2015 20th Asia and South Pacific, pages 502–507, Jan 2015.