研究生: |
彭俊昌 |
---|---|
論文名稱: |
液晶面板組立廠投料與派工模擬分析 Simulation Analysis of Lot Release and Dispatching for TFT-LCD Cell Process |
指導教授: | 林則孟 |
口試委員: | |
學位類別: |
碩士 Master |
系所名稱: |
工學院 - 工業工程與工程管理學系 Department of Industrial Engineering and Engineering Management |
論文出版年: | 2005 |
畢業學年度: | 93 |
語文別: | 中文 |
論文頁數: | 160 |
中文關鍵詞: | 組立廠 、投料 、派工 |
相關次數: | 點閱:2 下載:0 |
分享至: |
查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報 |
薄膜液晶顯示器(Thin Film Transistor Liquid Crystal Display;TFT-LCD)產業近年來蓬勃發展,也是現今台灣光電產業中關鍵發展重心。TFT-LCD產業分成三大製程:列陣製程(Array)、面板組立(Cell)以及模組製程(Module)。其中面板組立製程由於機台昂貴,最重視的是機台使用率,及如何減少設置時間以增加產出。目前面板組立廠投料計劃與機台派工結果普遍存在下列的問題:線上在製品數過多、生產週期時間過長、機台設置時間過長。
透過瞭解、分析產業中或文獻上相關組立廠的排程規劃方式後,發現組立廠存在不同的投料規劃模式、不同的設施佈置類型,且製程又有許多特性限制,更加深了其排程規劃上之複雜度。對於組立廠投料與派工問題,本研究提出組立廠投料與派工分析架構,以規劃模式、設施佈置類型、績效指標、考量限制條件等四個維度對組立廠投料與派工問題進行分析。從中定義本研究所探討的組立廠投料與派工問題,並規劃投料與派工機制。
針對組立廠投料與派工問題,本研究提出啟發式投料方法,縮短機台設置時間;與QTMU(Queue Time Maximum Unmatchness)啟發式派工法則應用於配向工程機台派工,使基板在滿足等候時間的限制下順利進行組立貼合。透過模擬實驗,與最小設置時間優先法則投料與派工方法進行比較,從比較結果可知,本研究所提的投料與派工方法,在產能負荷與物料供應皆有變異的實驗環境中都有較佳的結果。
1. 王世松,「以修正雙界法構建晶圓製造廠投料及派工法則」,國立交通大學經營管理研究所碩士論文,1999。
2. 田志豪,趙中興,「顯示器原理與技術」,全華出版社,1998。
3. 李俊昇,「液晶面板組裝廠批量製程派工法則之設計」,國立交通大學工業工程與管理學系碩士論文,2003。
4. 林則孟,「系統模擬理論與應用」,滄海書局,2001。
5. 林毓淳,「薄膜液晶顯示器組立廠主生產排程快速規劃系統之設計」,國立交通大學工業工程與管理學系碩士論文,2004。
6. 陳子立,「以模擬為基礎之先進規劃與排程方法-TFT-LCD產業模組廠為例」,國立清華大學工業工程與工程管理研究所碩士論文,2003。
7. 陳永隆,「製鞋業相同平行機台搭配模具生產現場排程之研究」,東海大學工業工程與經營資訊研究所碩士論文,2002。
8. 陳恩齊,「推式多廠區之生產規劃與排程-以TFT-LCD產業為例」,國立清華大學工業工程與工程管理研究所碩士論文,2004。
9. 黃建中,「多廠區規劃與排程-以TFT-LCD廠為例」,國立清華大學工業工程與工程管理研究所碩士論文,2003。
10. 游淑晴,「黃光區關鍵層機台限制機台指派投料與派工法則探討」,國立清華大學工業工程與工程管理研究所碩士論文,2003。
11. 楊正順,「以模擬為基礎之半導體製造投料控制」,國立清華大學工業工程與工程管理研究所碩士論文,1995。
12. 蔡秉宏,「液晶面板組裝廠產能配置模組之構建」,國立交通大學工業工程與管理學系碩士論文,2003。
13. 薛志輝,「拉式多廠區生產規劃與排程-以電腦組裝產業為例」,國立清華大學工業工程與工程管理研究所碩士論文,2004。
14. 顧鴻壽,「光電液晶平面顯示器技術基礎及應用」,新文京開發出版社,2004。
15. Aldowaisan, T. and Allahverdi, A., “Total Flowtime in No-wait Flowshops with Separated Setup Times”, Computers Operations Research, Vol. 25, No. 9, pp. 757-765, 1998.
16. Allahverdi, A., “Scheduling in Stochastic Flowshops with Independent Setup, Processing and Removal Times”, Computers Operations Research, Vol. 24, No. 10, pp. 955-960, 1997.
17. Allahverdi, A., Gupta, J. N. D. and Aldowaisan, T., “A Review of Scheduling Research Involving Setup Considerations”, Omega International Journal of Management Science, Vol. 27, pp. 219-239, 1999.
18. Arakawa, M., Fuyuki, M. and Inoue, I., “A Simulation-based Production Scheduling Method for Minimizing The Due-date-deviation”, International Transactions In Operational Research, Vol. 9, pp. 153-167, 2002.
19. Blackstone, J. H., Phillips, D. T. and Hogg, G. L., “A State-of-the-art Survey of Dispatching Rules for Manufacturing Job Shop Operations”, International Journal of Production Research, Vol. 20, pp. 27-45, 2001.
20. Chung, S. H. and Huang, H. W., “The Block-based Cycle Time Estimation Algorithm for Wafer Fabrication Factories”, International Journal of Industrial Engineering: Theory Applications and Practice, Vol. 6, No. 4, pp. 307-316, 1999.
21. Glassey, C. R. and Resende, M. G. C., “Closed-loop Job Release Control for VLSI Circuit Manufacturing”, IEEE Transactions on Semiconductor Manufacturing, Vol. 1, No. 1, pp. 36-46, 1988.
22. Guinet, A., “Textile Production System: A Succession of Non-identical Parallel Processor Shops”, The Jurnal of Operstional Research Society, Vol. 42, No. 8, pp. 655-671, 1991.
23. Jain, S., Barber, K. and Osterfeld, D., “Expert Simulation for On-line Scheduling”, Communications of the ACM, Vol. 33, Issue 10, pp. 54 - 60, 1990.
24. Jain, S. and Chan, S., “Experiences with Backward Simulation Based Approach for Lot Release Planning”, Winter Simulation Conference, 773-780, 1997.
25. Jeong B., Kim, S. W. and Lee, Y. J., “An Assembly Scheduler for TFT LCD Manufacturing”, Computers & Industrial Engineering, Vol. 41, No. 1, pp. 37-58, 2001.
26. Johnson, S.M., “Optimal Two- and Three-stage Production Schedules with Setup Times Included”, Naval Research Logistics Quarterly, Vol. 1, pp. 61-68, 1954.
27. Kim, Y. D., Kim, J. U., Lim, S. K. and Jun, H. B., “Due-Date Based Scheduling and Control Polices in A Multiproduct Semiconductor Wafer Fabrication Facility” IEEE Transaction on Semiconductor Manufacturing, Vol. 11, No. 1, pp. 155-164, 1998.
28. Metaxiotis, K., Psarras, J. and Askounis, D., “Building Ontologies for Production Scheduling Systems: Towards A Unified Methodology”, Information Management and Computer Security, pp. 44-50, 2001.
29. Pape, C., “Constraint Based Scheduling: Principles and Application”, The institution of Electrical Engineers, 1996.
30. Pinedo, M., “Scheduling: Theory, Algorithms, and System”, Second Edition, Prentice Hall, 2002.
31. Proust, C., Gupta, J. N. D. and Deschamps V., “Flowshop Scheduling with Setup, Processing and Removal Times Separated”, International Journal of Production Research, Vol. 29, No. 3, pp. 479-493, 1991.
32. Rajendran, C. and Ziegler, H., “Heuristics for Scheduling in A Flowshop with Setup, Processing, and Removal Times Separated” Production Planning and Control, Vol. 8, No. 6, pp. 568-576, 1997.
33. Ramesh, R. and Cary, J. M., “An Efficient Approach to Stochastic Jobshop Scheduling: Algorithms and Empirical Investigations” Computers and Industrial Engineering, Vol. 18, No. 2, pp. 181-190, 1990.
34. Van Der Zee, D. J., Van Harten, A. and Schur P. C., “Dynamic Job Assignment Heuristic for Multi-server Batch Operations A Cost Based Approach”, International Journal of Production Research, Vol. 35, No. 11, pp. 3063-3093, 1997.
35. Vollmann, T. E., Berry, W. L. and Whybark, D. C., “Manufacturing Planning and Control Systems”, Fourth Edition, McGraw-Hill Press, 1997.
36. Wang, Hsiao Fan, “Multicriteria Decision Analysis: From Certainty To Uncertainty”, Tsang Hai Book Publishing Co., 2004.
37. Watson, E. F., Medeiros, D. J. and Sadowski, R. P., “A Simulation-based Backward Planning Approach for Order-release”, Winter Simulation Conference, pp. 765-772, 1997.
38. Wein, L. M., “Scheduling Semiconductor Wafer Fabrication”, IEEE Transactions on Semiconductor Manufacturing, Vol. 1, No. 3, pp. 115-130, 1988.