隨著科技的進步，越來越多電子產品的誕生，積體電路有著非常重要的地位，而其中有許許多多電子產品都仰賴類比數位轉換器，類比數位轉換器是電子產品與大自然之間的橋樑。

隨著數位訊號處理越來越發達，現在的訊號處理皆以數位電路的方式，也多虧了數位訊號處理的可靠度以及速度，人人類社會得以進步如此之快速，但是大自然的訊號都以類比的形式存在，這時就得依賴類比數位轉換器來使系統能順利運作。

現今有許多不同類型的類比數位轉換器被提出以應付不同需求，本論文實現了一個二階被動雜訊整形之連續漸進式類比數位轉換器，在每秒八千萬次取樣的速度下，其二階雜訊整形使用了8DAC，來達到雜訊整形的效果，希望能在低公耗的情況下達到不錯的雜訊失真比，這個 9 位元連續漸進式類比數位轉換器利用台積電 65 奈米的 CMOS 製程來設計，操作電壓為 1.2V。

As technology advances, the birth of more and more electronic products, integrated circuit has a very important position, of which there are many electronic products rely on analog to digital converter. Analog-to-digital converters are the bridge between electronic products and nature.

As digital signal processing has become more and more advanced, current signal processing is done in the form of digital circuits. Thanks to the reliability and speed of digital signal processing, human society has progressed so fast, but the signals of nature are analogous. You have to rely on analog-to-digital converters to make the system operate.
Nowadays, many different types of analog-to-digital converters have been proposed to meet different needs. This paper implements a SAR analog-to-digital converter with second-order passive noise shaping.
At a Sampling rate of 80MHz, its second-order Noise shaping uses 8DAC to achieve the effect of noise shaping.
We hope to achieve a good SNDR with low power consumption. This 9-bit SAR analog-to-digital converter uses TSMC’s 65nm CMOS Designed, the operating voltage is 1.2V.

[1] I.Ahmed, Pipelined ADC Design and Enhancement Techniques. Springer, 2010.
[2] J. McCreary and P. Gray, “All-MOS charge redistribution analog-to-digital conversion techniques,
” IEEE J. Solid-State Circuits, vol. 10, no. 6, pp. 371–379, Dec. 1975
[3] B. P. Ginsburg and A.P. Chandrakasan "An energy-efficient charge recyclingapproach
for a SAR converter with capacitive DAC", Proc. IEEE Symp. Circuits Syst., pp.184 -187 2005
[4] B. P. Ginsburg and A. P. Chandrakasan, “500-MS/s 5-bit ADC in 65-nm CMOS with
split capacitor array DAC,” IEEE J. Solid-State Circuits, vol. 42, no. 4, pp. 739-747, Apr. 2007.
[5] B. P. Ginsburg and A. P. Chandrakasan, “500-MS/s 5-bit ADC in 65-nm CMOS with
split capacitor array DAC,” IEEE J. Solid-State Circuits, vol. 42, no. 4, pp. 739-747, Apr. 2007.
[6] Hariprasath, V., et al. "Merged capacitor switching based SAR ADC with highest
switching energy-efficiency." Electronics Letters 46.9 (2010): 620-621.
[7] T. Ogawa, H. Kobayashi, Y. Takahashi, N. Takai, M. Hotta, H. San, T. Matsuura,
A. Abe, K. Yagi, T. Mori, "SAR ADC Algorithm with Redundancy and Digital
Error Correction", IEICE Trans. Fundamentals, vol.E93-A, no.2 (Feb. 2010).
[8] B. Murmann, “On the use of redundancy in successive approximation A/D
converters,” in Proc. IEEE Int. Conf. Sampling Theory and Applications
(SampTA), 2013, pp. 1–4
[9] Chang, Albert Hsu Ting. Low-power high-performance SAR ADC with redundancy
and digital background calibration. Diss. Massachusetts Institute of Technology, 2013.
[10] F. Gerfers, and M. Ortmanns, Continuous-Time Sigma-Delta A/D Conversion.
Springer 2006.
[11] C.-C. Liu, M.-C. Huang, and Ieee, "A 0.46mW 5MHz-BW 79.7dBSNDR
Noise-Shaping SAR ADC with Dynamic-Amplifier-Based FIR-IIR Filter,
" IEEE International Solid State Circuits Conference. pp. 466-466, 2017.
[12] Z. Chen, M. Miyahara, A. Matsuzawa, and Ieee, "A 2nd Order FullyPassive
Noise-Shaping SAR ADC with Embedded Passive Gain," IEEE Asian Solid-State
Circuits Conference Proceedings of Technical Papers. pp. 309-312, 2016.
[13] K. Obata, K. Matsukawa, T. Miki, Y. Tsukamoto, K. Sushihara, and Ieee,
“A 97.99 dB SNDR, 2 kHz BW, 37.1 mu W Noise-Shaping SAR ADC with Dynamic
Element Matching and Modulation Dither Effect,” 2016 Ieee Symposium on Vlsi Circuits
(Vlsi-Circuits), 2016, 2016.
[14] Y.-Z. Lin, C.-Y. Lin, S.-C. Tsou, C.-H. Tsai, and C.-H. Lu, "A 40MHz-BW 320MS/s Passive
Noise-Shaping SAR ADC with Passive Signal-Residue Summation in 14nm FinFET," IEEE
International Solid State Circuits Conference. pp. 330-+, 2019.
[15] A. M. Abo and P. R. Gray, “A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter,
” IEEE J. Solid-State Circuits, vol. 34, pp. 599–606, May 1999.
[16] D. Aksin, M. Al-Shyoukh, and F. Maloberti, "Switch Bootstrapping for Precise Sampling Beyond
Supply Voltage", IEEE Journal of Solid State Circuits, pp. 1938-1943, Aug.2006
[17] Fiedler, Horst L., et al. "A 5-bit building block for 20 MHz A/D converters." IEEE Journal of
Solid-State Circuits 16.3 (1981): 151-155.
[18] A 2MHz-Bandwidth 11.6-bit ENOB Noise-shaping SAR ADC with 2nd Order Passive Integrator
[19] Nuzzo, Pierluigi, et al. "Noise analysis of regenerative comparators for reconfigurable ADC
architectures." IEEE Transactions on Circuits and Systems I: Regular Papers 55.6 (2008): 1441- 1454.
[20] Figueiredo, Pedro M., and Joao C. Vital. "Kickback noise reduction techniques for CMOS
latched comparators." IEEE Transactions on Circuits and Systems II: Express Briefs 53.7 (2006): 541-545.