近年來，應用在醫療檢測的電子電路設計越來越受到重視，特別是結合行動裝置或可攜式生理即時監測系統的相關應用更是發展得相當迅速。而符合攜帶型裝置的需求，低功耗、體積小成了這些系統中電路必然的發展趨勢。
配合前端生理訊號擷取系統，本論文提出0.5伏特、10位元、1.28MS/s的連續漸近式類比至數位轉換器(SAR ADC)。其中加入了電容切換判斷輔助電路，來針對不同的輸入電壓做判斷是否數位類比轉換器(DAC)中的大電容，需要參與電壓切換，藉此避免不必要的切換功率消耗，以及提升電路效能。所設計之SAR ADC以TSMC 90nm CMOS製程實現，晶片面積為868μm × 868μm而核心電路面積為260μm × 234μm。在0.5V、1.28MS/s的操作下，佈局後SAR ADC模擬的DNL為0.21/-0.3 LSB而INL為0.279/-0.1295 LSB；SFDR為76.42 dB、SNDR為61.549dB，換算之ENOB為9.93位元，電路總功耗為3W，其價值指標(FOM)為2.4fJ/conversion-step。在量測實驗下，電路的DNL與INL分別為0.58/-0.43 LSB及0.84/-0.63 LSB；SFDR為66.28dB、SNDR為56.66dB，而ENOB為9.12位元，功率消耗為3.86W，其FOM為5.59 fJ/conversion-step。
為了使SAR ADC效能更佳，本論文另提出一10位元的SAR ADC，並同樣以TSMC 90nm CMOS製程實現，主要將兩個額外作為輸入電壓判斷的比較器，以數位邏輯電路作為取代，藉此降低對類比電路對稱性以及寄生電容等不理想效應的考量。此SAR ADC的晶片總面積為868μm × 868μm、核心電路面積則為238μm × 200μm。在0.5V、1.28MS/s下，SAR ADC佈局後模擬的DNL及INL分別為0.20/-0.28 LSB、0.21/-0.16 LSB；SFDR為79.06dB、SNDR為61.67dB，ENOB則為9.95位元，電路功耗為2.92W，FOM為2.26fJ/conversion-step。而其量測DNL為0.56/-0.59 LSB、INL為0.57/-0.70 LSB；SFDR、SNDR及ENOB分別為66.97 dB、56.55 dB、9.1位元，電路功耗為3 W，而FOM則為4.38 fJ/conversion-step。

In recent years, the design on bio-medical electronics has been getting more emphasized, especially the relative application on mobile device or portable monitors for the on time bio-signal acquitsition system. Low power consumption and high hardware efficiency are the trend of the requirement of portable devices.
A 0.5-V 10-bit, 1.28MS/s successive approximation register analog-to-digital converter (SAR ADC) for the acquisition system of bio-medical signals is presented in this thesis. A capacitor switching detection circuit mainly constructed by two auxiliary comparators is applied to determine whether the high weighted capacitor in DAC should join the switching process or not for different input voltage cases. Through this detection, the wasted switching power can be avoided and also promote the performance of SAR ADC. The SAR ADC is fabricated in TSMC 90nm CMOS technology, and it is 868μm × 868μm of area for whole chip and 260μm × 234μm for the core circuit. At 0.5V and 1.28MS/s, the post-layout simulation results of SAR ADC are DNL of 0.21/-0.30 LSB, INL of 0.28/-0.13 LSB, SFDR of 76.42 dB, SNDR of 61.54dB, ENOB of 9.93 bit, power dissipation of 3μW, and FOM of 2.4fJ/conversion-step. For experiment, it achieves DNL of 0.58/-0.43 LSB and INL of 0.84/-0.63 LSB, SFDR of 66.28dB, SNDR of 56.66dB, ENOB of 9.12 bit, power consumption of 3.86μW, and FOM of 5.59 fJ/conversion-step.
In order to achieve better performance of SAR ADC, another 10-bit SAR ADC is presented and also fabricated in TSMC 90nm CMOS technology. The switching detect circuit is replaced by digital logic gates and lessen the analog circuit concerns such as matching and parastic capcaitors due to routing which induces from the two auxiliary comparators. The chip area are 868μm × 868μm for total and 238μm × 200μm for core circuit. At 0.5V and 1.28MS/s, its post-layout simulation DNL and INL results are DNL 0.20/-0.28 LSB、0.21/-0.16 LSB, respectively; SFDR of 79.06 dB, SNDR of 61.67 dB, ENOB of 9.95 bit, power dissipation of 3μW, and FOM of 2.36fJ/conversion-step. For experiment, it achieves DNL of 0.56/-0.59 LSB and INL of 0.57/-0.70 LSB, SFDR of 66.97dB, SNDR of 56.55 dB, ENOB of 9.1 bit, power consumption of 3 μW, and FOM of 4.38fJ/conversion-step.

[1] Jack E Brown-Telcom Professional, Medical Body Area Network’s,
http://jackbrowntelecomprofessional.wordpress.com/
[2] R. Martins, S. Selberherr, and F.A. Vaz, “A CMOS IC for portable EEG acquisition systems,” IEEE Trans. Instrum. Meas., vol. 47, no.5, pp. 1191-1196, Oct, 1998.
[3] H.-J. Yoo and C.V. Hoof, Bio-Medical CMOS ICs Integrated Circuits and Systems, Springer, 2011.
[4] K. A. Ng, P.K. Chan, “A CMOS analog front-end IC for portable EEG/ECG monitoring applications,” IEEE Trans. Circuits Syst. I: Reg. Papers, vol. 52, no. 11, pp. 2335-2347, Nov. 2005.
[5] H.Y. Yang, R. Sarpeshkar, “A bio-inspired ultra-energy-efficient analog-to-digital converter for biomedical applications,” IEEE Trans. Circuits Syst. I: Reg. Papers, vol. 53, no. 11, Nov. 2006, pp. 2349-2356.
[6] Behzad Razavi, Principle of Data Conversion System Design, AT&T Bell Laboratories, 1995.
[7] D. Johns and K. Martin, Analog Integrated Circuit Design. NewYork: John Wiley & Sons, Inc., 1997.
[8] Behzad Razavi, Design of Analog CMOS Integrated Circuits, McGraw-Hill, 2001.
[9] Sunghyuk Lee; Chandrakasan, A.P.; Hae-Seung Lee, "A 1 GS/s 10b 18.9 mW Time-Interleaved SAR ADC With Background Timing Skew Calibration," IEEE J. Solid-State Circuits, Dec. 2014 , vol.49, no.12, pp.2846,2856.
[10] R. Suarez, P. Gray, and D. Hodges, “All-MOS charge redistribution analog-to-digital conversion techniques. II,” IEEE J. Solid-State Circuits, Dec. 1975, vol. 10, no. 6, pp. 379-385.
[11] Verdant, A.; Dupret, A.; Tchagaspanian, M.; Peizerat, A., "Computational SAR ADC for a 3D CMOS image sensor," New Circuits and Systems Conference (NEWCAS), 2012 IEEE 10th International , vol., no., pp.337,340, 17-20 June 2012
[12] Y.-K. Chang, C.-S. Wang, and C.-K. Wang,” A 8-bit 500-KS/s low power SAR ADC for bio-medical applications,” in IEEE Asian Solid-State Circuits Conference (ASSCC), Nov. 2007, pp. 228-231.
[13] W.-Y. Pang, C.-S. Wang, Y.-K. Chang, N.-K. Chou, and C.-K. Wang, “A 10-bit 500-KS/s low power SAR ADC with splitting comparator for bio-medical applications,” in IEEE Asian Solid-State Circuits Conference (ASSCC), Nov. 2009, pp. 149-152.
[14] S. Gambini and J. Rabaey, “Low-power successive approximation converter with 0.5V supply in 90nm CMOS,” IEEE J. Solid-State Circuits, Nov. 2007, vol. 42, no. 11, pp. 2348-2356.
[15] B. Ginsburg and A. Chandrakasan, “500-MS/s 5-bit ADC in 65-nm CMOS with split capacitor array DAC,” IEEE J. Solid-State Circuits, Apr. 2007, vol. 42, no. 4, pp. 739-747, Apr. 2007.
[16] A.S. Sedra, and K.C. Smith, Microelectronic Circuits, New York: Oxford Universiy Press, 2004.
[17] Hao-Chiao Hong, and Guo-Ming Lee, “A 65-fJ/conversion-step 0.9-V 200-kS/s rail-to-rail 8-bit successive approximation ADC,” IEEE J. Solid-State Circuits, Oct. 2007, vol. 42, no. 10, pp. 2161-2168.
[18] Yip, M.; Chandrakasan, A.P., "A Resolution-Reconfigurable 5-to-10-Bit 0.4-to-1 V Power Scalable SAR ADC for Sensor Applications," IEEE J. Solid-State Circuits, June 2013 , vol.48, no.6, pp.1453,1464.
[19] Kuppambatti, J.; Kinget, P.R., "A low power zero-crossing pipeline-SAR ADC with on-chip dynamically loaded pre-charged reference," in Proc. Eur. Solid-State Circuits Conf. (ESSCIRC), pp.113,116, 16-20 Sept. 2013
[20] P.E. Allen, and D.R. Holberg, CMOS Analog Circuit Design, 2nd ed., Oxford University Press, 2002.
[21] K.-T. Lin and K.-T. Tang, “A sar adc with energy-efficient dac and trilevel
switching scheme,” in in IEEE Int. Symp. Circuits Syst. (ISCAS),May 2013, pp. 2243–2246.
[22] B. Ginsburg and A. Chandrakasan, “An energy-efficient charge recycling approach for a SAR converter with capacitive DAC,” in Proc. IEEE Int. Symp. Circuits and System (ISCAS), May 2005, pp. 184-187.
[23] A. Mesgarani and S. Ay, “A 1.2-v 100ks/s energy efficient supply boosted sar adc,” in IEEE Int. Midwest Symp. Circuits and Syst. (MWSCAS), Aug 2013, pp. 1152–1155.
[24] Chun-Cheng Liu; Soon-Jyh Chang; Guan-Ying Huang; Ying-Zu Lin; Chung-Ming Huang, ‘’A 1V 11fJ/conversion-step 10bit 10MS/s asynchronous SAR ADC in 0.18μm CMOS,’’ VLSI Circuits, June 2010
[25] C.-C. Liu, S.-J. Chang, G.-Y. Huang, and Y.-Z. Lin, “A 0.92mW 10-bit 50-MS/s SAR ADC in 0.13 um CMOS process,” in IEEE Symp. VLSI Circuits Dig., Jan. 2009, pp. 236-237.
[26] C.-C. Liu, S.-J. Chang, G.-Y. Huang, and Y.-Z. Lin, “A 10-bit 50-MS/s SAR ADC with a monotonic capacitor switching procedure,” IEEE J. Solid-State Circuits, Apr. 2010, vol. 45, no. 4, pp. 731-740.
[27] S.-W.M. Chen and R. Brodersen, “A 6-bit 600-MS/s 5.3-mW asynchronous ADC in 0.13-um CMOS,” IEEE J. Solid-State Circuits, vol. 41, no. 12, pp. 2669-2680, Dec. 2006.
[28] K. Yoshioka, A. Shikata, R. Sekimoto, T. Kuroda, and H. Ishikuro, “An 8bit 0.35-0.8V 0.5-30MS/s 2bit/step SAR ADC with wide range threshold configuring comparator,” in Proc. Eur. Solid-State Circuits Conf. (ESSCIRC), Sep. 2012, pp. 381-384.
[29] G.-Y. Huang, S.-J. Chang, C.-C. Liu, and Y.-Z. Lin, “A 1-uw 10-bit 200-ks/s sar
adc with a bypass window for biomedical applications,” IEEE J. Solid-State Circuits, Nov 2012, vol. 47, no. 11, pp. 2783–2795.
[30] Yi-Long Yu; Fu-Chen Huang; Chorng-Kuang Wang, "A 1V 10-bit 621KS/s energy-efficient SAR ADC using Master-Slave DAC technique in 180nm CMOS," in IEEE Symp. VLSI Design, Automation and Test (VLSI-DAT), April. 2014,pp.1,4, 28-30.
[31] A. Shikata, R. Sekimoto, T. Kuroda, and H. Ishikuro, “A 0.5V 1.1MS/sec 6.3fJ/conversion-step SAR ADC with tri-level comparator in 40nm CMOS,” IEEE J. Solid-State Circuits, Apr. 2012, vol. 47, no. 4, pp. 1022-1030.
[32] P. Harpe, Y. Zhang, G. Dolmans, K. Philips, and H. de Groot, “A 7-to-10 b 0-to-4 MS/s flexible SAR ADC with 6.5-to-16 fJ/conversion-step,” in IEEE ISSCC Symp. Dig., Feb. 2012, pp. 472–473
[33] C.-Y. Liou, and Chih-Cheng Hsieh, “A 2.4-to-5.2fJ/conversion-step 10b 0.5-to-4MS/s SAR ADC with charge-average switching DAC in 90nm CMOS,” in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2013, pp. 280-281.
[34] Yonghong Tao; Yong Lian, "A 0.8-V, 1-MS/s, 10-bit SAR ADC for Multi-Channel Neural Recording," IEEE Trans. Circuits Syst. I: Reg. Papers, Feb. 2015, vol.62, no.2, pp.366,375.
[35] K. Laker and W. Sansen, Design of Analog Integrated Cricuits and Systems. New York, NY: McGraw-Hill, 1994.
[36] Guan-Ying Huang; Soon-Jyh Chang; Chun-Cheng Liu; Ying-Zu Lin, "A 1-µW 10-
bit 200-kS/s SAR ADC With a Bypass Window for Biomedical Applications," IEEE J. Solid-State Circuits , Nov. 2012, vol.47, no.11, pp.2783,2795.
[37] R. Sekimoto, A. Shikata, K. Yoshioka, T. Kuroda, and H. Ishikuro,“A 0.5-V 5.2-fJ/conversion-step full asynchronous SAR ADC with leakage power reduction down to 650 pW by boosted self-power gating in 40-nm CMOS,” IEEE J. Solid-State Circuits, Nov. 2013, vol. 48, no. 11, pp.2628–2636.