研究生: |
錢文祺 Chien, Wen-chi |
---|---|
論文名稱: |
串聯等候時間限制製程之允入決策控制研究 Dynamic Production Control in a Serial Line with Process Queue Time Constraint |
指導教授: |
林則孟
Lin, James T. 吳政鴻 Wu, Cheng-Hung |
口試委員: |
周雍強
張時中 許錫美 溫于平 |
學位類別: |
博士 Doctor |
系所名稱: |
工學院 - 工業工程與工程管理學系 Department of Industrial Engineering and Engineering Management |
論文出版年: | 2012 |
畢業學年度: | 100 |
語文別: | 英文 |
論文頁數: | 87 |
中文關鍵詞: | 等候時間限制 、允入決策 、平行機台 、馬可夫決策過程 、動態規劃 |
外文關鍵詞: | process queue time constraint, production control, parallel machines, Markov decision process (MDP), Dynamic programming |
相關次數: | 點閱:1 下載:0 |
分享至: |
查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報 |
本研究探討具有等候時間限制製程下工件允入決策控制法則,讓管理者能在工件來到等候時間限制區特定製程段前端時作最佳決策,降低所有工件重工機率,進而產品提高良率。等候時間限制問題,是指在限制的時間內在製品必須完成特殊製程的加工,若當等候時間超出時間限制時,在製品必須重新加工或報廢,嚴重影響工件品質和生產成本,甚至引起客戶抱怨而失去訂單。實務上,高階40、28奈米製程晶片電路更精細,生產過程中對於金屬線的氧化時間限制更嚴格, 若控制不當則會造成金屬線的氧化而造成晶片良率不佳而報廢。高階製程中,生產管理者會設定更嚴格的等候時間限制來管理產品良率。實務上,約有60%的製程中設定等候時間限制,超過70%超過等候時間限制必須報廢,因此等候時間限制問題在半導體實務上是非常重要的。其亦廣泛應用在TFT-LCD面板生產鏈、鋼鐵業、食品加工業中以確保產品的品質。
在多機台群組下機台產能與產品品質衝突下,面臨著需求不確定下與機台間的不確定性當機下的生產管理。決策目標皆為最小化在製品等候成本及報廢成本,作為等候時間限制區特定製程時之最佳允入決策。最後比較傳統先進先出法,固定式閘門控制(threshold control) ,固定時間重新運算(recation chain) ,並經由模擬實驗結果發現最佳化隨機動態規劃模式在產品重工數、最小成本及總產出量三種績效指標皆表現優異。最後,本論文對等候時間限制製程下工件允入決策控制法則,期望能幫助實際的生產線課長作最佳決策,以作為後續實務上應用的基礎。
This research examines production control problems in two-station serial production systems under process queue time (PQT) constraints. In these serial production systems, all jobs must be processed at a fixed order in the upstream and then downstream stations. There are multiple machines in both stations, and all machines are subject to random machine failures. In the downstream queue, the sum of waiting and processing time for each job is limited by an upper bound. This upper bound of time is called the PQT constraint. Violation of the PQT constraint causes high rework or scrap costs.
An important application of this research is the control of semiconductor fabrication processes. In advanced (20, 28, and 40 nanometer technology node) 300mm semiconductor manufacturing systems, 60% of the manufacturing steps are PQT related. Any violation of PQT constraints seriously impacts yield quality and incurs significant scrap costs. In addition to semiconductor manufacturing, PQT constraints are common in other industries, including Thin Film Transistor Liquid Crystal Display (TFT-LCD), food processing production and steel production.
In this research, an admission control model is formulated by Markov decision processes (MDP). In practice, job arrivals are random and unknown in advance. Moreover, servers and machines are not reliable and subject to failures and maintenance. Because real time reliability status of all machines is explicitly considered, computational efficiency suffers from the well-know “curse of dimensionality” of dynamic programming. To overcome the computational complexity issue, we prove the existence of optimal exhaustive production control policy. Based on the existence of optimal exhaustive control policies, an efficient algorithm is designed to significantly reduce computational time. Compare with other control methods in literature, significant performance improvement is observed in our simulation study.
[1] Akcali, E., Nemoto, K., and Uzsoy, R., (2001). Cycle-time improvements for photolithography process in semiconductor manufacturing. IEEE Transactions on Semiconductor Manufacturing, 14(1), pp. 48-56.
[2] Akkerman, R. Van Donk, D.P., Gaalman, G., (2007). Influence of capacity- and time-constrained intermediate storage in two-stage food production systems, International Journal of Production Research, 45(13), pp 2955-2973.
[3] Bernier, V., and Frein, Y., (2004) Local scheduling problems submitted to global FIFO processing constraints , International Journal of Production Research, 42(8), pp 1483-1504.
[4] Chang, K.-H. , and Chen, W.-F., (2003). Admission control policies for two-stage tandem queues with no waiting spaces. Computers & Operations Research, 30(4), pp. 589–601.
[5] Chao, Qi., Sivakumar, A., Gershwin, I., and Stanley, B., (2009). An Efficient New Job Release Control Methodology. International Journal of Production Research, 47(3), pp. 703–731
[6] Chen, H., Harrison, J. M., Mandelbaum, A., Ackere, A. V., and Wein, L. M, (1988). Empirical of a Queueing Network Model for Semiconductor Wafer Fabrication. Operations Research, 36(2),pp.202-215.
[7] Chou, Y.C. and Wu, C.S., (2002). Economic analysis and optimization of tool portfolio in semiconductor manufacturing. IEEE Transactions on Semiconductor Manufacturing, 15(4), pp 447–453.
[8] Connors, D.P., Feigin, G.E., and Yao, D.D., (1996). A queueing network model for semiconductor manufacturing. IEEE Transactions on Semiconductor Manufacturing, 9(3), pp 412–427.
[9] Davis, E., (1977). Optimal control of arrivals to a two-server queueing system with separate queues. Thesis(PhD). North Carolina State University.
[10] Down, D. G., and Lewis, M. E., (2006). Dynamic load balancing in parallel queueing systems: stability and optimal control. European Journal of Operational Research, vol 168, pp. 509-519.
[11] Farrar, T., (1993). Optimal use of an extra server in a two station tandem queueing network. IEEE Transactions on Automatic Control, vol. 38, pp. 1296–1299.
[12] Fowler, J. W., Phojanamongkolkij, N. , Cochran, J. K. and Montgomery D. C., (2002) “Optimal batching in a wafer fabrication facility using a multi-product G/G/c model with batch processing,” International Journal of Production Research, 40(2), pp 275-292.
[13] Gershwin, S. B. and Goldis, Y. (1995), Efficient algorithms for transfer line design, MIT Laboratory for Manufacturing and Productivity Report LMP-95-005, MIT, Cambridge, MA.
[14] Gershwin, S. B, and Schor, J. E. (2000), Efficient algorithms for buffer space allocation. Annals of Operations Research, 93, pp. 117–144.
[15] Hsieh, M.-Y., and Hsieh, M.-H., (2001). Time constraint simulation to reduce fab bottleneck machine cycle time. Proceedings of Chinese Institute of Industrial Conference.
[16] Hopp, W. and Spearman, M., (1991). Throughput of a constant work in process manufacturing line subject to failure, International Journal of Production Research, 29(3), pp. 635-655.
[17] Hopp, W., Spearman, M., Chayet, S., Donohoe, K., and Gel, E., 2002. Using an Optimized Queueing Network Model to Support Wafer Fab Design, IIE Transactions, 34(2), pp. 119-130.
[18] Jaeger, R.C., (1988). Modular series on solid state devices, Vol. V – Introduction to Microelectronic Fabrication. Addison-Wesley.
[19] Kitamura, S., Mori, K., and Ono, A., (2006) Capacity planning method for semiconductor fab with time constraints between operations. SICE-ICASE, International Joint Conference, pp. 1100-1103.
[20] Ku, C.-Y. and Jordan, S., (1997). Access control to two multiserver loss queue in series. IEEE Transactions on Automatic Control , 42(7), pp. 1017–1023.
[21] Kuo, C.-J., Liu, C.-M. and Chi, C.-Y., 2008, Standard WIP determination and WIP balance control with time constraints in semiconductor wafer fabrication, Journal of Quality, 15(6)
[22] Lee, Y.-Y., Chen, C.T., and Wu, C., (2005). Reaction chain of process queue time quality control. Semiconductor Manufacturing, ISSM, IEEE International Symposium, pp. 47 – 50.
[23] Lippman, S.A., (1975). Applying a new device in the optimization of exponential queuing systems, Operations Research, 23(4), pp. 687-710.
[24] Li, J. and Meerkov, S. M., (2005). Evaluation of Throughput in Serial Production Lines with Non-exponential Machines, Chapter 4 – Analysis, Control and Optimization of Complex Dynamic Systems, Kluwer Academic.
[25] Nakashima, K., Arimitsu, H., Nose, T., and Kuriyama, S., (2004). Optimal control of a remanufacturing system. International Journal of Production Research, 42(17), pp. 3619-3625
[26] Puterman, M., (1994). Markov Decision Processes: Discrete Stochastic Dynamic Programming. John Wiley & Sons Inc.
[27] Robinson, J.K. and Giglio, R., (1999). Capacity planning for semiconductor wafer fabrication with time constraints between operations. Winter Simulation Conference, 1, pp. 880-887.
[28] Robinson, J. K., (1998). Capacity Planning in a semiconductor wafer fabrication facility with time constraints between process steps. Thesis(PhD). Massachusetts University.
[29] Rosberg, Z., Varaiya, P.P., and Walrand, J.C., (1982). Optimal control of service in tandem queues. IEEE Transaction Automatic Control, 27(3), pp. 600-609.
[30] Rose, O., (1999). CONLOAD - A new lot release rule for semiconductor wafer fabs. Winter Simulation Conference, 1(1), pp. 850-855.
[31] Runyan, W.R., and Bean, K.E., (1990). Semiconductor Integrated Circuit Processing Technology. Addison-Wesley Co.
[32] Scholl, W., and Domaschke, J., (2000). Implementation of modeling and simulation in semiconductor wafer fabrication with time constraints between wet etch and furnace operations, IEEE Transactions on Semiconductor Manufacturing, 13(3), pp. 273–277.
[33] Serfozo, R. F. (1994). Little laws for utility processes and waiting times in queues. Queueing Systems: Theory and Applications 17 137–181.
[34] Toba, H., (1999). Segment-based approach for real-time reactive rescheduling for automatic manufacturing control, IEEE Transactions on Semiconductor Manufacturing, 13(3), pp. 264–272.
[35] Toba, H., (2005). A tight flow control for job-shop fabrication lines with finite buffers, IEEE Transactions on Semiconductor Manufacturing, 2(1), pp. D78–D83.
[36] Tu, Y.-M., Chao, Y.-H., Chang, S.-H., and You H.-C. (2005). Model to determine the backup capacity of a wafer foundry. International Journal of Production Research, 43(2), pp. 339-359.
[37] Tu, Y.-M. and Liou, C.-S., (2006). Capacity determination model with time constraints and batch processing in semiconductor wafer fabrication. Journal of the Chinese Institute of Industrial Engineers, 23 (3), 192–199.
[38] Tu, Y.-M., and Chen., H.-N., (2009). Capacity planning with sequential two-level time constraints in the back-end process of wafer fabrication. International Journal of Production Research, Vol. 47, No. 24, pp. 6967-6979.
[39] Warren, B. P., (2007). Wiley Series in Probability and Statistics –Approximate Dynamic Programming. John Wiley & Sons Inc.
[40] Wein, L. M., (1988). Scheduling semiconductor wafer fabrication. IEEE Transactions on Semiconductor Manufacturing, 1(3), pp.115-130.
[41] Wu, C.-H., Lewis, M. E., and Veatch, M., (2006). Dynamic allocation of reconfigurable resources in a two-stage tandem queueing system with reliability considerations. IEEE Transactions on Automatic Control, 51(2), pp. 309–314.
[42] Wu, C.-H., Lin, J.-T., and Chien, W.-C., (2010). Dynamic production control in a serial line with process queue time constraint. International Journal of Production Research, Vol. 48, No. 13, pp. 3823-3843.
[43] Wu, C.-H., Lin, J.-T., and Chien, W.-C., (2012). Dynamic production control in parallel processing systems under process queue time constraints. Computers and Industrial Engineering, 63(1), pp. 192-203.
[44] Xiaobo, Z., Gong, Q. and Wang, J., (2002). On control strategies in a multi-stage production system. International journal of production research, 40(5), pp. 1155–1171.
[45] Yang, D.-L., and Chern, M.-S., (1995). A two-machine flowshop sequencing problem with limited waiting time constraint. Computers and Industrial Engineering, 28(1), pp. 63-70.