本論文提出一個使用磁滯電流控制模式的直流對直流降壓型轉換器。合成漣波被提出用來偵測電感電壓並產生一個適合遲滯控制使用的三角波。本論文提出之感測電路具有低通濾波器特性和局部回饋可以降低切換雜訊的影響。因為固定的電感電壓使合成漣波具有固定的上升及下降斜率，確保在不同的負載條件下能保持固定的切換頻率。誤差放大器被用來補償直流導通電阻所產生的誤差項，全電路結果指出合成漣波精確度在不同的負載條件及±10%的直流導通電阻誤差範圍皆能保有99%以上的精確度；電壓操作範圍設計在2.7V~4.4V；輸出電壓回復時間為24微秒；最大轉換效率為89%；低雜訊設計適用於以鋰離子做為電池電源供應的可攜式產品。

This thesis presents a dc-dc buck converter using hysteresis current control mode. A synthetic ripple voltage is proposed to sense the voltage across the inductor and to generate a saw tooth waveform for hysteresis band control. The proposed sensing circuit acts like a low-pass filter and has a local feedback loop to reduce the switching noise. The switching frequency in different load conditions is fixed because the fixed inductor voltage provide constant rising and falling slope of synthetic ripple. The error of the dc term of DCR multiply iL is compensated by an error amplifier to prevent saturation. Full chip simulation results of different load conditions and plus-minus a 10% error of DCR indicate that the synthetic ripple has accuracy about 99%. The range of the operation voltage of the proposed design is from 2.7 to 4.4V; the output voltage recovery time is 24μs under load current conditions between 100mA and 300mA; the maximum conversion efficiency is 89%; the low noise design is particularly suitable for portable device with a Li-ion battery power supply.

1.“Power Management Guide 2011,” Texas Instruments Incorporated, 2011.
2. P. Hazucha, T. Karnik, B.A. Bloechel, and C. Parsons, “Area-Efficient Linear Regulator with Ultra-Fast Load Regulation,” IEEE Journal of Solid-State Circuits, vol. 40, no. 4, pp. 930-940, April 2005.
3. P. Favrat, P. Deval, and M.J. Declercq, “A High-efficiency CMOS Voltage Doubler”, IEEE J. Solid-State Circuit, vol. 33, no. 3, pp. 410-416, Mar. 1998.
4. Robert W. Erickson and Dragan Maksimovic, Fundamentals of Power Electronics, 2nd ed., Norwell, MA: Kluwer Academic Publisher, 2001.
5. R. Redl and G. Reizik, “Switched Noise Filter for the Buck Converter Using the Output Ripple as the PWM Ramp,” in Proc. IEEE APEC’05, 2005, pp. 918-924.
6. J. H. Park and B. H. Cho, ”Small Signal Modeling of Hysteretic Current Mode Control Using the PWM Switch Model,” IEEE COMPEL, pp. 225-230, July 2006.
7. X. Duan and A. Q. Huang, “Current-mode Variable-frequency Control Architecture for High-current Low-voltage DC-DC Converters,” IEEE Trans. Power Electron., vol. 21, no. 4, pp. 1133–1137, Jul. 2006.
8. R. P. Singh and A. M. Khambadkone, “Giant Magneto Resistive (GMR) Effect Based Current Sensing Technique for Low Voltage/High Current Voltage Regulator Modules,” IEEE Trans. on Power Electronics, vol. 23, no. 2, pp. 1420-1425, Mar. 2008.
9. R. Lenk, “Application bulletin AB-20: optimum current-sensing techniques in CPU converters,” Fairchild Semiconductor Application Notes, 1999.
10. Cheung Fai Lee and Philip K. T. Mok, “A Monolithic Current-Mode CMOS DC–DC Converter with On-Chip Current-Sensing Technique”, IEEE J. Solid-State Circuits, vol. 39, no. 1, pp. 3-14, Jan. 2004.
11. H. Deng, X. Duan, N. Sun, Y. Ma, A. Q. Huang, and D. Y. Chen, “Monolithically integrated boost converter based on 0.5‐μm CMOS process,” IEEE Trans. Power Electron., vol. 20, no. 3, pp. 628– 638, May 2005.
12. J.-J. Chen, F.-C. Yang and, C.-C. Chen, “A New Monolithic Fast-Response Buck Converter Using Spike-Reduction Current-Sensing Circuits,” IEEE Trans. Industrial Electron., vol. 55, no. 3, pp. 1101–1111, Mar. 2008.
13. K.D.T. Ngo, S. K. Mishra, and M. Walters, “Dynamic Characterization of the Synthetic Ripple Modulator in a Tightly Regulated Distributed Power Application,” IEEE Trans. of Industrial Electron., vol. 56, no. 4, pp. 1164-1173, Apr. 2009.
14. Qahouq, J.A.A., Abdel-Rahman, O., Huang, L., and Batarseh, I., “On Load Adaptive Control of Voltage Regulators for Power Managed Loads: Control Schemes to Improve Converter Efficiency and Performance”, IEEE Trans. Power Electron., vol. 22, pp. 1806–1819, Sep. 2007
15. Doug Mattingly, “Designing Stable Compensation Networks for Single Phase Voltage Mode Buck Regulators”, Intersil, Technical Brief, Dec. 2003
16. Ka Nang Leung and Philip K. T. Mok, “A Sub-1-V 15-ppm/ ̊C CMOS Bandgap Voltage Reference without Requiring Low Threshold Voltage Device Low Threshold Voltage Device,” IEEE J. Solid-State Circuits, vol. 37, no. 4, pp. 526–530, Apr. 2002.
17. Philip E. Allen and Douglas R. Holberg, “CMOS Analog Circuit Design,” New York Oxford University Press, 2010.
18. Behzad Razavi, “Design of Analog CMOS Integrated Circuits,” McGraw-Hill Companies Inc., 2001.
19. Weste, Neil H. E. and Harris, “David CMOS VLSI Design: A Circuits and Systems Perspective,” Addison-Wesley, 2004.