自從電晶體以及積體電路開始發展之後，現今社會已經越來越發達，並且對於高科技產品之仰賴日益增加，而當需求增加之時，製程技術也跟著提高，而製程技術的提高也使得之前無法做在同一顆晶片中之各功能電路得以實現在同一顆晶片中，這就是現在常聽到的單晶片技術(SoC)。
而拜單晶片技術所賜，雷達的接收機以及發送機甚至可以在同一顆晶片上完成，所以徹底實現了小尺寸的目的，而因為尺寸變小所以應用層面上可以更廣，例如在軍事發展上，飛機的雷達系統可以因為單一晶片的縮小而擴展至更精密的陣列式偵測;在保全系統中也可以利用雷達去偵測是否有物體在移動;以及對於現在開車人口數多的社會可以利用雷達系統提供防撞功能，有機會可以降低交通事故之比例;更可以因應現今人口老化之社會，利用雷達系統之功能提供居家照護，身體狀況檢測。
而在雷達系統接收器中，主要功能是將天線接收下來之訊號做放大並且提供一個好的雜訊抑制能力，並且對訊號做降頻以利後段電路之運作。本論文採用直接取樣接收器之架構，其中電路包含低雜訊寬頻放大器，取樣及保存電路，電壓緩衝器，可調變放大器，而低雜訊放大器為天線接收訊號後之第一級電路，故其必須要對訊號做一初步放大，並且要對整體系統提供一個很好的雜訊抑制能力，以確保訊號不會失真。經過放大後之訊號將交由取樣及保存電路做降頻之後再由後段的基頻電路做處理，本次設計的電路以台積電65奈米製程進行實現驗證。

When mosfet and integrated circuit began being developed, modern society has become increasingly developed ,and people rely on high-tech product much more than past. Following the increased demand for high-tech product ,process technology progress ,and the improvement of process technology also make every functional circuit can be achieved in the same chip which cannot be made in the same chip before ,and it’s SoC technique what we often heard.
Thanks to SoC technique ,receiver and transmitter of radar even can be achieved in one chip ,so it fully reach the target of small size ,Thanks to the smaller size ,the application level of ICs can be wider .For examples ,in military ,the airplane’s radar system can be extended to more sophisticated array detection because of the narrowing of a single chip .In security system ,radar system can also be used to detect the movement of objects ,and in modern society the proportion of car population more than past ,people can use radar system to provide anti-collision function ,which has the opportunity to reduce traffic accidents .Moreover ,because of aging population in our world ,people can use radar system to provide home care and physical condition detection.
In the receiver of radar system ,its main function is to amplify signal received from antenna and providing system good capability of noise rejection .Moreover ,it should reduce signal frequency in order to facilitate the operation of the backend circuit .In this thesis, the direct sampling receiver architecture is used ,in which the system contains a wideband LNA ,sample & hold ,voltage buffer ,VGA ,and LNA is the first circuit after antenna ,it must amplify signal preliminary ,providing system good capability of noise rejection to ensure signal is not distorted .The amplified signal after reducing frequency by sample & hold circuit will be referred to the baseband circuit in the backend of radar system to operate .The design of circuit in this time will be implemented to test and verify by TSMC 65nm process.

[1] 陳煥能 (Huan -Neng Chen),“具抑制頻寬外增益功能之帶斥特性超寬頻低雜訊放大 器與2.5-11GHz 主動式寬頻匹配超寬頻低雜訊放大器”, 國立交通大學電信工程學系碩士論文,2006
[2] 蔡柏瑤,“直序式超寬頻無線射頻接收機之CMOS帶陷可調式低雜訊放大器設計與研 究”,國立交通大學電機學院電信學程碩士論文,2009
[3] Heng Zhang, Student Member, IEEE, Xiaohua Fan, Member, IEEE, and Edgar Sánchez Sinencio, Fellow, IEEE,“A Low-Power, Linearized, Ultra-Wideband LNA
Design Technique”,IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 44, NO. 2, FEBRUARY 2009
[4] Wen-Lin Chen, Student Member, IEEE, Sheng-Fuh Chang, Member, IEEE, Guo-Wei Huang, Member, IEEE, Yuh-Sheng Jean, and Ta-Hsun Yeh “A Ku-Band Interference-Rejection CMOS Low-Noise Amplifier Using Current-Reused Stacked Common-Gate Topology,”IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, VOL. 17, NO. 10, OCTOBER 2007
[5] Hui-I Wu, Robert Hu, and Christina F. Jou, Member, IEEE,“Complementary UWB LNA Design Using Asymmetrical Inductive Source Degeneration”,IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS,VOL.20,NO.7,JULY 2010
[6] Mou Shouxian, Student Member, IEEE, Ma Jian-Guo, Senior Member, IEEE, Yeo Kiat Seng, and Do Manh Anh,“A Modified Architecture Used for Input Matching in CMOS Low-Noise Amplifiers”, IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—II: EXPRESS BRIEFS, VOL. 52, NO. 11, NOVEMBER 2005
[7] Sanghoon Joo,Student Member,IEEE,Tae-Young Choi,Member,IEEE,and Byunghoo Jung, Member, IEEE,“ A 2.4-GHz Resistive Feedback LNA in 0.13-μm CMOS”, IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 44, NO. 11, NOVEMBER 2009
[8] Hsien-Ku Chen, Yo-Sheng Lin, Senior Member, IEEE, and Shey-Shi Lu, Senior Member, IEEE,“ Analysis and Design of a 1.6–28-GHz Compact Wideband LNA in 90-nm CMOS Using a π-Match Input Network”, IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, VOL. 58, NO. 8, AUGUST 2010
[9] Bevin G. Perumana, Student Member, IEEE, Jing-Hong C. Zhan, Member, IEEE, Stewart S. Taylor, Fellow, IEEE,Brent R. Carlton, Member, IEEE, and Joy Laskar, Fellow, IEEE,“ Resistive-Feedback CMOS Low-Noise Amplifiers for Multiband Applications”, IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, VOL. 56, NO. 5, MAY 2008
[10] Thomas H.Lee,“The design of CMOS Radio-Frequency Integrated Circuit”,Cambridge University Press,1998
[11] Trung-Kien Nguyen, Chung-Hwan Kim, Gook-Ju Ihm, Moon-Su Yang, and Sang-Gug Lee,“ CMOS Low-Noise Amplifier Design Optimization Techniques”, IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, VOL. 52, NO. 5, MAY 2004
[12] 林宇亮,“寬頻低雜訊放大器與三角積分調變分數型頻率合成器之研製”,國立中央大學電機工程研究所碩士論文,2007
[13] Ta-Shun Chu, Jonathan Roderick ,Hossein Hashemi ,“An Integrated Ultra-Wideband Timed Array Receiver in 0.13 μm CMOS Using a Path-Sharing True Time Delay Architecture” IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 42, NO. 12, DECEMBER 2007.
[14] Ankush Goel, Student Member, IEEE, and Hossein Hashemi, Member, IEEE,“ Toward a Sub-Decibel Noise Figure Broadband Monolithic LNA in Silicon” IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, VOL. 56, NO. 11, NOVEMBER 2008
[15] B. Razavi,“RF Microelectronics,” Prentice Hall, Inc., 1998.
[16] Ta-Shun Chu,“ SILICON-BASED BROADBAND SHORT-RANGE RADAR ARCHITECTURES AND IMPLEMENTATIONS”, FACULTY OF THE USC GRADUATE SCHOOL UNIVERSITY OF SOUTHERN CALIFORNIA In Partial Ful_llment of the Requirements for the Degree DOCTOR OF PHILOSOPHY (ELECTRICAL ENGINEERING) ,December 2010
[17] PHILIP E.ALLEN DOUGLAS R. HOLBERG,“CMOS ANALOG CIRCUIT DESIGN INTERNATIONAL SECOND EDITION”,OXFORD UNIVERSITY PRESS 2010
[18] Mikko Waltari,“CIRCUIT TECHNIQUES FOR LOW-VOLTAGE AND HIGH-SPEED A/D CONVERTERS ” Helsinki University of Technology Department of Electrical and Communications Engineering Electronic Circuit Design Laboratory,2002.
[19] Zhengyu Wang, Member, IEEE, and Mau-Chung Frank Chang, Member, IEEE,“A 600-MSPS 8-bit CMOS ADC Using Distributed Track-and-Hold With Complementary Resistor/Capacitor Averaging”, IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—I: REGULAR PAPERS, VOL. 55, NO. 11, DECEMBER 2008

[20] Heather Orser, Member, IEEE, and Anand Gopinath, Fellow, IEEE,“A 20 GS/s 1.2 V 0.13 μm CMOS SwitchedCascode Track-and-Hold Amplifier”,IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—II: EXPRESS BRIEFS, VOL. 57, NO. 7, JULY 2010