簡易檢索 / 詳目顯示

研究生: 曾慶平
Tseng, Ching-Ping
論文名稱: A Fast Routing Algorithm for Pre-assigned Pin Flip-Chip Design
快速的繞線演算法在預先分配接角的覆蓋式晶片設計上
指導教授: 麥偉基
Mak, Wai-Kei
口試委員:
學位類別: 碩士
Master
系所名稱: 電機資訊學院 - 資訊工程學系
Computer Science
論文出版年: 2009
畢業學年度: 97
語文別: 英文
論文頁數: 44
中文關鍵詞: 繞線翻晶式
外文關鍵詞: routing, flip-chip
相關次數: 點閱:2下載:0
分享至:
查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報
  • 我們在覆晶式(flip-chip)封裝(package)的架構下,針對預先配置接角(pre- assigned pin)的考量,提出了一個全域繞線(global routing)以及詳細繞線(detailed routing)的演算法。此演算法考慮了非單調繞線(non-monotonic route)、跨區域的線(cross section
    fly-lines)、線的容量(wire capacity)、線長最小化(wirelength
    minimization)以及可以處理預先配置接角的問題。全域繞線演算法包括依序繞線(ordered routes)、切開跨區域的線(split the cross
    section fly-lines)以及非單調繞線(non-monotonic route)的理。詳細繞線演算法包括設定錨點(set-anchers)、斜線繞線(oblique
    corner routes)以及精細的改進(refinements)。實驗結果顯示我們的演算法以非常快的速度達到100%的繞線率,並且速度比[6]快20倍。經由詳細繞線演算法可以得到線長最小化過的結果。


    Contents Acknowledgement i Abstract ii 1 Introduction 1 1.1 Background . . . . . . . . . . . . . . . 1 1.2 Previous Work . . . . . . . . . . . . . . 3 1.2.1 Pin Grid Array and Ball Grid Array . . . 4 1.2.2 BGA Package Routers . . . . . . . . . . 5 1.2.3 Re-Distribution Layer Routers . . . . . 6 1.3 Our Contribution . . . . . . . . . . . . . 8 1.4 Organization . . . . . . . . . . . . . . . 9 2 Preliminaries 11 2.1 Monotonic Route . . . . . . . . . . . . . 11 2.2 Cross Section Fly-Line . . . . . . . . . 12 3 Problem Definition 14 4 Algorithm 17 4.1 Algorithm Overview . . . . . . . . . . . 17 4.2 Global Routing . . . . . . . . . . . . . 19 4.2.1 Ordered Global Routing . . . . . . . . 19 4.2.2 Split the cross section Fly-Line . . . 21 4.2.3 Non-Monotonic Route Handling . . . . . 23 4.3 Detailed Routing . . . . . . . . . . . . 25 4.3.1 Set Anchors . . . . . . . . . . . . . . 26 4.3.2 Oblique Corner Route . . . . . . . . . 26 4.3.3 Refinement . . . . . . . . . . . . . . 28 5 Experiment 32 6 Conclusion 35 Reference 36 A APPENDIX A 38 iv

    [1] Man-Fai Yu, Wei-Ming Dai W., “ Single-layer fanout routing and routability analysis for ball grid arrays,” in Proc. Int. Conf. Computer-Aided Design, pp.581-586, Nov.
    1995.
    [2] S. Shibata, K. Ukai, N. Togawa, M. Sato, and T. Ohtsuki, “A BGA package routing algorithm on sketch layout system,” J. Jpn. Inst. Interconnect. Packag. Electron. Circuits, vol. 12, no. 4, pp. 241-246, 1997.
    [3] C.-C. Tsai, C.-M. Wang, and S.-J. Chen, “NEWS: A Net-Even-Wiring System for the Routing on a Multilayer PGA Package,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 17, no. 2, pp. 182-189, 1998.
    [4] S.-S. Chen, J.-J. Chen, C.-C. Tsai, and S.-J. Chen, “An Even Wiring Approach to the Ball Grid Array Package Routing,” in Proceedings of International Conference on
    Computer Design, pp. 303-306, 1999.
    [5] Y. Kubo and A. Takahashi, “A Global Routing Method for 2-Layer Ball Grid Array Packages,” Proc. ISPD, pp. 36-43, 2005.
    [6] Y. Tomioka and A. Takahashi, “Monotonic parallel and orthogonal routing for singlelayer
    ball grid array packages,” Proc. of ASP-DAC, pp. 642-647, 2006.
    [7] J.-W. Fang, I.-J. Lin, P.-H. Yuh, Y.-W. Chang, and J.-H. Wang, “A routing algorithm
    for flip-chip design,” Proc. of ICCAD, pp. 753-758, 2005.
    [8] J.-W. Fang, C.-H. Hsu, and Y.-W. Chang, “An integer linear programming based routing algorithm for flip-chip design,” Proc. of DAC, pp. 606-611, 2007.
    [9] J.-W. Fang, Y.-W. Chang, “Area-IO flip-chip routing for chip-package co-design,” Proc. of ICCAD, pp. 518-522, Nov. 2008.
    [10] M. R. Garey and D. S. Johnson, “A Guide to the Theory of NP-Completeness”, Freeman, 1979.

    無法下載圖示 全文公開日期 本全文未授權公開 (校內網路)
    全文公開日期 本全文未授權公開 (校外網路)

    QR CODE