在這篇論文中，我們提出了一個方法，根據時脈有線狀態機自動化地產生時脈數精準的時間模型，讓使用者可以快速的模擬記憶體執行時所花費的時脈數，使用者可以在系統設計層級可先決定使用那種記憶體，且符合所需的效能。此方法主要是發現一個現象，就是當存取記憶體的時候，都會透過該記憶體的控制器去做讀取的動作，而控制器決定了存取記憶體的程序以及動作，所以我們是利用記憶體控制器去抓出記憶體的搜尋時間，在此我們定義了時脈有線狀態機去描述記憶體控制器的程序以及細節，在演算法先靜態算出搜尋時間，動態才能決定的動作就保留下來。最後在實驗的地方得證我們模型下的時脈數是正確且快速的。

[1] S. Pasricha, N. Dutt, and M. Ben-Romdhane, “Extending the Transaction Level Modeling Approach for Fast Communication Architecture Exploration", in Proceedings of DAC, pp. 113-118, 2004
[2] Debussy: http://www.springsoft.com.tw/
[3] SimpleScalar: http://www.simplescalar.com/
[4] Simple memory simulation: http://www.cse.buffalo.edu/~hzgirgis/memorySimulator/memorySimulator.html
[5] P. Mishra, P. Grun, N. Dutt and A. Nicolau, “Processor-Memory Co-Exploration driven by a Memory-Aware Architecture Description Language,” in Int. Conf. on VLSI Design, pp. 70-75, Jan. 2001.
[6] L. Benini, Davide Bertozzi, Alessandro Bogliolo, Francesco Menichelli and Mauro Olivieri “MPARM: Exploring the Multi-Processor SoC Design Space with SystemC,” Springer J. of VLSI Signal Processing, pp. 196-182, 2005.
[7] R. Ben Atitallah et al., “An MPSoC performance estimation frame work using transaction level modeling,” in IEEE RTCSA, pp. 525-533., Korea, 2007.
[8] J. Edler and M. D. Hill. Dinero IV Trace-Driven uniprocessor Cache Simulator. http://www.neci.nj.nec.com/homepages /homepages/edler/d4/,1998
[9] T. Kim and J. Kim. ”Integration of Code Scheduling, Memory Allocation, and Array Binding for Memory Access Optimization," IEEE Trans. CAD, vol. 26, no. 1, pp. 142-151, Jan. 2007.
[10] J. Kim and T. Kim. ”Memory access optimization through combined code scheduling, memory allocation, and array binding in embedded system design," in Proceedings of DAC, pp.105-110, 2005.
[11] O. Ozturk, M. Kandemir, M. J. Irwin, and S.Tosun. “Multi-level on-chip memory hierarchy design for embedded chip multiprocessors,” in Proceedings of the 12th ICPADS, 383–390, 2006. IEEE Computer Society.
[12] D. Wang, B. Ganesh, N. Tuaycharoen, K. Baynes,A. Jaleel, and B. Jacob. “Dramsim: a memory system simulator,” SIGARCH Comput. Archit. News, 33(4):100-107, 2005
[13] Braun, G., Wieferink, A., Schliebusch, O., Leupers, R. and Meyr, H.: “Processor/memory co-exploration on multiple abstraction levels,” in Proceedings of Design Automation & Test in Europe (DATE), pp. 966-971, 2003
[14] M. Cries “the impact of Recent DRAM Architectures on Embedded Systems Performance”, In EUROMICR 26, pp. 282-289, 2000
[15] C. K. Lo and R. S. Tsay “Automatic Generation of Cycle Accurate and Cycle Count Accurate Transaction Level Bus Models from a Formal Model” in Proceedings of ASPDAC, pp.558-563, 2009