絕熱量子通量超導電路(AQFP) 是新興的超導電路之一，擁有低功耗和資料快速切換等優良特性。為了能快速切換資料，AQFP的邏輯閘對其輸入延遲有嚴格要求，因此需要額外的緩衝器來同步延遲。同時，為了保持邏輯閘的對稱佈局並減少不需要的寄生電容以及磁耦合，AQFP 單元庫採用極簡設計方法，其中有多個扇出的邏輯閘必須使用分離器。因此，AQFP 電路可能需要大量的分離器和緩衝器，從而導致大量的功耗和延遲。這使得為AQFP 電路提出有效的分離器和緩衝器插入算法成為我們的動機。在本論文中，我們提出了一種基於動態規劃的算法，該算法為輸入電路的每條線提供了最佳分離器和緩衝器插入。實驗結果表明，我們的方法擁有高效率，與最新方法相比，較為複雜電路中額外的約瑟夫森結(JJ) 減少了10%。

The Adiabatic Quantum-Flux-Parametron (AQFP), which benefits from low power consumption and rapid switching, is one of the rising superconducting logics. Due to the rapid switching, the delay of the inputs of an AQFP gate is strictly specified so that additional buffers are needed to synchronize the delay. Meanwhile, to maintain the symmetry layout of gates and reduce the undesired parasitic magnetic coupling, the AQFP cell library adopts the minimalist design method in which splitters are employed for the gates with multiple fan-outs. Thus, an AQFP circuit may demand numerous splitters and buffers, resulting in a considerable amount of power consumption and delay. This provides a motivation for proposing an effective splitter and buffer insertion algorithm for the AQFP circuits. In this thesis, we propose a dynamic programming-based algorithm that provides an optimal splitter and buffer insertion for each wire of the input circuit. Experimental results show that our method is fast, and has a 10% reduction of additional Josephson Junctions (JJs) in the complicated circuits compared with the state-of-the-art method.

[1] E. Testa, S.-Y. Lee, H. Riener, and G. De Micheli, “Algebraic and boolean optimization methods for aqfp superconducting circuits,” in 2021 26th Asia and South Pacific Design Automation Conference (ASP-DAC), 2021, pp. 779–785.
[2] R. Cai, O. Chen, A. Ren, N. Liu, N. Yoshikawa, and Y. Wang, “A buffer and splitter insertion framework for adiabatic quantum-flux-parametron superconducting circuits,” in 2019 IEEE 37th International Conference on Computer Design (ICCD), 2019, pp. 429–436.
[3] N. Takeuchi, D. Ozawa, Y. Yamanashi, and N. Yoshikawa, “An adiabatic quantum flux parametron as an ultra-low-power logic device,” Superconductor Science and Technology, vol. 26, no. 3, p. 035010, jan 2013.
[4] O. A. Mukhanov, “Energy-efficient single flux quantum technology,” IEEE Transactions on Applied Superconductivity, vol. 21, no. 3, pp. 760–769, 2011.
[5] T. Mukaiyama, N. Takeuchi, Y. Yamanashi, and N. Yoshikawa, “Design and demonstration of an on-chip AC power source for adiabatic quantum-fluxparametron logic,” Superconductor Science and Technology, vol. 26, no. 3, p. 035018, feb 2013.
[6] N. Takeuchi, K. Ehara, K. Inoue, Y. Yamanashi, and N. Yoshikawa, “Margin and energy dissipation of adiabatic quantum-flux-parametron logic at finite temperature,” IEEE Transactions on Applied Superconductivity, vol. 23, no. 3, pp. 1 700 304–1 700 304, 2013.
[7] R. Cai, A. Ren, O. Chen, N. Liu, C. Ding, X. Qian, J. Han, W. Luo, N. Yoshikawa, and Y. Wang, “A stochastic-computing based deep learning 24framework using adiabatic quantum-flux-parametron superconducting technology,” in 2019 ACM/IEEE 46th Annual International Symposium on Computer Architecture (ISCA), 2019, pp. 567–578.
[8] T. Yamae, N. Takeuchi, and N. Yoshikawa, “Binary counters using adiabatic quantum-flux-parametron logic,” IEEE Transactions on Applied Superconductivity, vol. 31, no. 2, pp. 1–5, 2021.
[9] F. China, N. Takeuchi, S. Miki, M. Yabuno, S. Miyajima, and H. Terai, “Cryogenic readout of superconducting nanowire single-photon detectors using high-sensitivity adiabatic quantum-flux-parametron circuits,” Superconductor Science and Technology, vol. 34, no. 4, 2021.
[10] Y.-C. Chang, H. Li, O. Chen, Y. Wang, N. Yoshikawa, and T.-Y. Ho, “Asap: An analytical strategy for aqfp placement,” in 2020 IEEE/ACM International Conference On Computer Aided Design (ICCAD), 2020, pp. 1–7.
[11] R. Cai, X. Ma, O. Chen, A. Ren, N. Liu, N. Yoshikawa, and Y. Wang, “Ide development, logic synthesis and buffer/splitter insertion framework for adiabatic quantum-flux-parametron superconducting circuits,” in 2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 2019, pp. 187–192.
[12] C. Ayala, R. Saito, T. Tanaka, O. Chen, N. Takeuchi, Y.-X. He, and N. Yoshikawa, “A semi-custom design methodology and environment for implementing superconductor adiabatic quantum-flux-parametron microprocessors,” Superconductor Science and Technology, vol. 33, 03 2020.
[13] G. Pasandi and M. Pedram, “A dynamic programming-based, path balancing technology mapping algorithm targeting area minimization,” in 2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD),
2019, pp. 1–8.
[14] E. Testa, O. Zografos, M. Soeken, A. Vaysset, M. Manfrini, R. Lauwereins, and G. De Micheli, “Inverter propagation and fan-out constraints for beyondcmos majority-based technologies,” in 2017 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 2017, pp. 164–169.
[15] D. E. Knuth, “Optimum binary search trees,” Acta Informatica, vol. 1, no. 1, pp. 14–25, Mar 1971.