由於單一晶片中處理核心的數量逐漸增加，以晶片網路來連接晶片中各個元件的方法開始受到重視。雖然以晶片網路為基礎的連接方式相較於傳統單一匯流排帶來許多效能上的提升，但也耗費極大量的系統能源。為了增加能源使用效率，本論文提出應用程式導向之晶片網路動態能源管理方法。我們利用表驅動預測器，紀錄並預測晶片網路中點對點資料傳輸量，根據預測結果，動態調整網路中傳輸通道之電壓與頻率至最適當的設定值。由於多核心應用程式經常出現規則性的傳輸行為，因此本方法中流量預測能達到一定程度的準確性，進而做出有效的電壓與頻率調整，提升晶片網路之電能效率。在Tilera TILE64平台上的實驗顯示，本論文提出的方法可減少86%電能消耗，並且造成可接受的效能損失。

[1] S. Bell, B. Edwards, J. Amann, R. Conlin, K. Joyce, V. Leung, J. MacKay, M. Reif,
L. Bao, J. Brown, et al., “Tile64 processor: A 64-core soc with mesh interconnect”, in Proc. ISSCC, 2008, pp. 88–598.
[2] Z. Yu, M.J. Meeuwsen, R.W. Apperson, O. Sattari, M. Lai, J.W. Webb, E.W. Work,
D. Truong, T. Mohsenin, and B.M. Baas, “Asap: An asynchronous array of simple processors”, IEEE Journal of Solid State Circuits, vol. 43, no. 3, pp. 695, 2008.
[3] K. Sankaralingam, R. Nagarajan, R. McDonald, R. Desikan, S. Drolia, MS Govindan,
P. Gratz, D. Gulati, H. Hanson, C. Kim, et al., “Distributed microarchitectural proto-cols in the trips prototype processor”, in Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture. IEEE Computer Society, 2006, pp. 480–
491.
[4] H. Wang, L.S. Peh, and S. Malik, “Power-driven design of router microarchitectures in on-chip networks”, in Proceedings of the 36th annual IEEE/ACM International Sym¬posium on Microarchitecture. IEEE Computer Society Washington, DC, USA, 2003.
[5] MB Taylor, J. Kim, J. Miller, D. Wentzlaff, F. Ghodrat, B. Greenwald, H. Hoffman,
P. Johnson, J.W. Lee, W. Lee, et al., “The raw microprocessor: A computational fabric for software circuits and general-purpose programs”, IEEE micro, vol. 22, no. 2, pp. 25–35, 2002.
[6] S.S. Mukherjee, P. Bannon, S. Lang, A. Spink, and D. Webb, “The alpha 21364 network architecture”, IEEE micro, pp. 26–35, 2002.
[7] L. Shang, L.S. Peh, and N.K. Jha, “Dynamic voltage scaling with links for power optimization of interconnection networks”, in Proceedings of the 9th International Sym¬posium on High-Performance Computer Architecture. IEEE Computer Society Wash¬ington, DC, USA, 2003, p. 91.
[8] F. Li, G. Chen, M. Kandemir, O. Ozturk, M. Karakoy, R. Ramanarayanan, and
B. Vaidyanathan, “A process scheduler-based approach to noc power management”, in VLSI Design, 2007. Held jointly with 6th International Conference on Embedded Systems., 20th International Conference on, 2007, pp. 77–82.
[9] V. Soteriou and L.S. Peh, “Dynamic power management for power optimization of interconnection networks using on/off links”, in Proc. Symposium on High Performance Interconnects, 2003, pp. 15–20.
[10] R.D. Barnes, E.M. Nystrom, M.C. Merten, and W.H. Wen-mei, “Vacuum packing: Ex¬tracting hardware-detected program phases for post-link optimization”, in Proceedings
of the 35th annual ACM/IEEE international symposium on Microarchitecture. IEEE
Computer Society Press Los Alamitos, CA, USA, 2002, pp. 233–244.
[11] A.S. Dhodapkar and J.E. Smith, “Managing multi-configuration hardware via dynamic working set analysis”, ACM SIGARCH Computer Architecture News, vol. 30, no. 2, pp. 233–244, 2002.
[12] M. Huang, J. Renau, and J. Torrellas, “Profile-based energy reduction in high-performance processors”, in 4th ACM Workshop on Feedback-Directed and Dynamic Optimization. Citeseer, 2001.
[13] T. Sherwood, E. Perelman, and B. Calder, “Basic block distribution analysis to find periodic behavior and simulation points in applications”, in International Conference on Parallel Architectures and Compilation Techniques, 2001, pp. 3–14.
[14] Yoshi Shih-Chieh Huang, Kaven Chun-Kai Chou, Chung-Ta King, and Shau-Yin Tseng, “Ntpt: On the end-to-end traffic prediction in the on-chip networks”, in Proceedings of the 47th Design Automation Conference (DAC), 2010.
[15] G. Chen, F. Li, M. Kandemir, and M.J. Irwin, “Reducing noc energy consumption through compiler-directed channel voltage scaling”, in Proceedings of the 2006 ACM SIGPLAN conference on Programming language design and implementation. ACM New York, NY, USA, 2006, pp. 193–203.
[16] F. Worm, P. Ienne, P. Thiran, and G. De Micheli, “An adaptive low-power transmission
scheme for on-chip networks”, in Proceedings of the 15th international symposium on System Synthesis. ACM, 2002, p. 100.
[17] A. Stratakos, R.W. Brodersen, and S.R. Sanders, “High-efficiency low-voltage dc-dc conversion for portable applications”, in 1994 International Workshop on Low-Power Design, 1994, pp. 105–110.
[18] J. Kim and M.A. Horowitz, “Adaptive supply serial links with sub-1-v operation and per-pin clock recovery”, IEEE Journal of Solid-State Circuits, vol. 37, no. 11, pp. 1403–1413, 2002.
[19] A. Kahng, B. Li, L.S. Peh, and K. Samadi, “Orion 2.0: A fast and accurate noc power and area model for early-stage design space exploration”, in Design, Automation, and Test in Europe, 2009, pp. 423–428.
[20] Hang-Sheng Wang, Xinping Zhu, Li-Shiuan Peh, and S. Malik, “Orion: a power-performance simulator for interconnection networks”, in Proc. 35th Annual IEEE/ACM International Symposium on (MICRO-35) Microarchitecture, Nov. 18–22, 2002, pp. 294–
305.
[21] N. Agarwal, T. Krishna, L.S. Peh, and N.K. Jha, “Garnet: A detailed on-chip network model inside a full-system simulator”, in Proceedings of International Symposium on Performance Analysis of Systems and Software, 2009.
[22] Canturk Isci, Gilberto Contreras, and Margaret Martonosi, “Live, runtime phase moni¬toring and prediction on real systems with application to dynamic power management”, in MICRO 39: Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, Washington, DC, USA, 2006, pp. 359–370, IEEE Computer Society.