本篇論文探討4H-SiC垂直型高電壓二極體之研製，包含了PiN二極體以及鈦溝渠式接面位障蕭基二極體。傳統垂直型PiN二極體製作於磊晶基板上，長時間使用會有正向電位降衰退的情形。本篇論文製作於經磨薄過的半絕緣基板上，輔以離子佈植作為N+及P+區域，期能有一良好正向特性，兼有足夠的反向崩潰能力。很可惜地實驗結果並不如預期，在電壓接近200伏特時元件才導通。
溝渠式接面位障蕭基二極體為接面位障蕭基二極體之改良。藉由溝渠式的結構設計，可降低表面電場減少蕭基位障降低效應，使漏電流下降，故此結構可以使用低功函數的蕭基金屬，如鈦。如此便可同時有低的導通電壓卻不會有高的漏電流。在元件設計、製作以及特性探討上，針對不同的溝渠間距、溝渠深度、邊緣保護設計做特性分析，並以模擬去預測元件特性。溝渠式接面位障蕭基二極體元件於反向偏壓900伏特時漏電流為接面位障蕭基二極體的百分之一。在電流密度為100〖 A/cm〗^2時，其中溝渠深度1μm與溝渠寬度2μm的元件，順向電位為1.35伏特，反向漏電流密度約為1×〖10〗^(-3) 〖A/cm〗^2. 當溝渠式接面位障蕭基二極體元件操作於高電流密度時，可觀察到有導電率調變的現象。

Abstract
This thesis investigated the design and the fabrication of high-voltage 4H-SiC vertical diodes, including PiN diodes and Ti-TJBSs (Titanium Trench Junction Barrier Schottky Diode). Conventional PiN diode is fabricated on epitaxial wafers. Its forward voltage drop will degrade after stress due to bipolar degradation. In this work, PiN diodes on the thinned HPSI (High Purity Semi-Insulating) wafer were fabricated, with ion implantations to form the n+ and p+ region. It is expected to feature good forward characteristics and sufficient reverse blocking capability. Unfortunately, the experiment results were not as expected, with a large turn-on voltage of 200V.
TJBS is an improvement of JBS. With the trench structure, the p+ region is deeper and the surface electric field can be reduced. In this case, the barrier lowering effect can be reduced. Therefore, TJBS can adopt low work function metal, such as titanium, as its Schottky metal. As a result, a low forward voltage drop can be achieved without suffering high leakage currents. The effects of trench spacing, trench depth, device size, and edge termination have been simulated and analyzed. When a reverse bias of 900V is applied, the leakage current of TJBS is 100 times smaller than that of JBS. As for a current density of 100A/cm2, the forward voltage drop is 1.35V and the leakage current density is about 1×〖10〗^(-3) 〖A/cm〗^2. The phenomenon of conductivity modulation is also observed when the TJBS diodes are operated at high current density in the PiN mode.

References
[1] H. Matsunami and T. Kimoto, “Step-controlled epitaxial growth of SiC:High quality homoepitaxy,” Mater. Sci. Eng., vol. 20, no. 3, pp. 125–166, Aug. 1997.
[2] M. Bhatnagar and B. J. Baliga, “Comparison of 6H-SiC, 3C-SiC, and Si for power devices,” IEEE Trans. Electron Devices, vol. 40, no. 3, pp. 645–655, Mar. 1993.
[3] R. Perez, D. Tournier, A. Perez-Tomas, P. Godignon, N. Mestres, and J. Millan, "Planar Edge Termination Design and Technology Considerations for 1.7-kV 4H-SiC PiN Diodes," IEEE Trans. Electron Devices, vol. 52, no. 10, pp. 2309-2316, Oct. 2005.
[4] S. I. Maximenko, and T. S. Sudarshan, “Stacking fault nucleation sites in diffused 4H-SiC p-i-n diodes,” J. Appl. Phys., vol. 97, no. 7, pp. 074501-074501-6, Apr. 2005.
[5] G. R. Fisher and P. Barnes, “Toward a unified view of polytypism in silicon carbide,” Phil. Mag. B, vol. 61, no. 2, pp. 217–236, Feb. 1990.
[6] K. Shenai, R. S. Scott, and B. J. Baliga, “Optimum semiconductors for high-power electronics,” IEEE Trans. Electron Devices, vol. 36, no. 9, pp. 1811-1823, Sep. 1989.
[7] M. Shur, SiC Materials and Devices, pp.770, World Scientific Publishing Company, 2006.
[8] J. R. Jenny, D. P. Malta, V. F. Tsvetkov, M. K. Das, H. McD. Hobgood, C. H. Carter, R. J. Kumar, J. M. Borrego, R. J. Gutmann, and R. Aavikko, “Effects of annealing on carrier lifetime in 4H-SiC,” J. Appl. Phys., vol. 100, no. 11, pp. 113710-113710-6, Dec. 2006.
[9] T. Hayashi, K. Asano, J. Suda, and T. Kimoto, “Impacts of reduction of deep levels and surface passivation on carrier lifetimes in p-type 4H-SiC epilayers,” J. Appl. Phys., vol. 109, no. 11, pp. 114502-114502-6, Jun. 2011.
[10] K. Nakayama, A. Tanaka, M. Nishimura, K. Asano, T. Miyazawa, M. Ito, and H. Tsuchida, “Characteristics of a 4H-SiC Pin Diode With Carbon Implantation/Thermal Oxidation,” IEEE Trans. Electron Devices, vol. 59, no. 4, pp.895-901, Apr. 2012.
[11] E. A. Imhoff, and F. J. Kub, “High-Performance smoothly tapered junction terminaion extensions for high-voltage,” IEEE Trans. Electron Devices, vol. 58, no. 10, pp. 3395-3400, Oct. 2011.

[12] V. Heera, D. Panknin, and W. Skorupa, “p-Type doping of SiC by high dose Al implantation—problems and progress,” Appl. Surface Science., vol. 184, no. 1, pp. 307-316, Dec. 2001.
[13] T. Hiyoshi and T. Kimoto, "Reduction of Deep Levels and Improvement of Carrier Lifetime in n-Type 4H-SiC by Thermal Oxidation," Appl. Phys. Express, vol. 2, no. 4, pp. 041101-041101-3, Mar. 2009.
[14] Y. Negoro, K. Katsumoto, T. Kimoto, and H. Matsunami, “Electronic behaviors of high-dose phosphorus-ion implanted 4H-SiC(0001),” J. Appl. Phys., vol. 96, no. 1, Jul. 2004.
[15] H. S. Lee, “High power bipolar junction transistors in silicon carbide,” ISRN KTH/EKT/FR-2005/6E-SE.
[16] B. J. Baliga, “The pinch rectifiers,” IEEE Electron Device Lett., vol. 5, no. 6, pp. 194-196, Jun. 1984.
[17] C. M. Zetterling, F. Dahlquist, N, Lundberg, M. O ̈stling, K. Rottner, and L. Rambreg, “Junction barrier Schottky diodes in 6H-SiC,” Solid State Electron., vol. 42, no. 9, pp. 1757-1759, Mar. 1998.
[18] F. Dahlquist, J.-O. Svedbreg, C.-M. Zetterling, M. O ̈stling, B. Breitholtz, and H. Lendenmann, “A 2.8 kV, forward drop JBS diode with low leakage,” Mater. Sci. Forum, vol. 338-342, pp. 1179-1182, 2000
[19] T. Nakamura, Y. Nakano, M. Aketa, R. Nakamura, S. Mitani, H. Sakairi, and Y. Yokotsuji, “High Performance SiC Trench Devices with Ultra-low Ron,” 2011 IEEE International Electron Devices Meeting (IEDM), pp. 26.5.1-26.5.3