In this thesis, we formulate a problem of simultaneous redundant via insertion and line end extension for via yield optimization. Our problem is more general than previous works in the sense that more than one type of line
end extension is considered and the objective function to be optimized directly accounts for via yield. We present a zero-one integer linear program based approach, that is equipped with two speedup techniques, to solve the addressed problem optimally. In addition, we describe now to modify our approach to exactly solve a previous work. Extensive experimental results are shown to demonstrate the effectiveness and efficiency of our approaches.

在這論文裡，我們提出一個同步考量雙接點置入和線段端點延伸達到良率最佳化的問題。我們的問題比先前只考慮一種線段端點延伸的研究更加一般性，而且直覺地針對接點良率最佳化。我們使用0-1整數線性規劃的方法，並且結合兩個加速的技術，為了能夠解決這個問題得到最佳的答案。除此之外我們描述如何修改我們的方法來解決先前的研究。從實驗結果可以證明我們的方法是相當有效的。

[1] L. Scheffer, “Physical cad changes to incorporate design for lithography and manufacturability,” in Proceedings of Asia and South Pacific Design Automation Conference, 2004, pp. 768–773.
[2] S. Raghvendra and P. Hurat, “Dfm: linking design and manufacturing,” in Proceedings of International Conference on VLSI Design (held jointly with International Conference on Embedded Systems Design), 2005, pp. 705–708.
[3] Reference Flow 5.0 and Reference Flow 6.0. Taiwan Semiconductor Manufacturing Company (TSMC).
[4] J. Wilson and W. Ng, “Improving design robustness with via doubling.” Oak Brook, IL: Semiconductor International, July 1, 2006.
[5] N. Harrison, “A simple via duplication tool for yield enhancement,” in Proceedings of International Symposium on Defect and Fault Tolerance in VLSI Systems, 2001, pp. 39–47.
[6] K.-Y. Lee and T.-C. Wang, “Post-routing redundant via insertion for yield/reliability improvement,” in Proceedings of Asia and South Pacific Design Automation Conference, 2006, pp. 303–308.
[7] F. Luo, Y. Jia, and W. W.-M. Dai, “Yield-preferred via insertion based on novel geotopological technology,” in Proceedings of Asia and South Pacific Design Automation Conference, 2006, pp. 730–735.
[8] H.-Y. Chen, M.-F. Chiang, Y.-W. Chang, L. Chen, and B. Han, “Fullchip routing considering double-via insertion,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 27, no. 5, pp. 844–857, 2008.
[9] K.-Y. Lee, T.-C. Wang, and K.-Y. Chao, “Post-routing redundant via insertion and line end extension with via density consideration,” in Proceedings of International Conference on Computer-Aided Design, 2006, pp. 633–640.
[10] K.-Y. Lee, C.-K. Koh, T.-C. Wang, and K.-Y. Chao, “Fast and optimal redundant via insertion,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 27, no. 12, pp. 2197–2208,
2008.
[11] T.-Y. Lin, T.-H. Lin, H.-H. Tung, and R.-B. Lin, “Double-via-driven standard cell library design,” in Proceedings of the Conference on Design, Automation and Test in Europe, 2007, pp. 1212 – 1217.
[12] lp solve http://lpsolve.sourceforge.net.
[13] N. Beckmann, H.-P. Kriegel, R. Schneider, and B. Seeger, “The R*-tree: an efficient and robust access method for points and rectangles,” in Proceedings of the International conference on Management of Data, 1990, pp. 322–331.