幅內編碼已被廣泛地應用在許多的影像產品中，包括了監視系統，數位電影，和視訊會議等。這些產品採用幅內編碼的原因有二。其一，幅內編碼能對每張幅提供隨機存取的功能，使得影像編輯與後製變得容易。其二，幅內編碼演算法的複雜度較低，相對的所需要的硬體資源也就較少。

在此論文的第一部分，我們針對影像顯示幅提出了一個低複雜度的幅內編碼演算法。我們的演算法中整合了字典編碼，霍夫曼(Huffman)編碼，和三個創新的編碼方法來達到高壓縮率。我們定量地分析影像顯示幅的特性來設計演算法。首先我們提出一個二階段分類法(Two-level classification)來將所有的像素分為三類，接著我們使用字典編碼和新提出的自適應字首位元截斷法(Adaptive prefix bit truncation)來產生每個的像素的碼字(codeword)，並使用霍夫曼編碼來算出每個碼字的值。我們也提出了一個碼字首位元壓縮法(Head code compression)來進一步壓縮碼字。實驗結果顯示我們所提出的演算法比起過去的方法高至少百分之十的壓縮率。此外我們也將所提出的演算法整合至一個H.264/AVC的解碼器中，模擬結果顯示在存取影像顯示幅時，我們的演算法能夠減少約百分之五十九的時間。

H.264/AVC，目前最被廣泛使用的影像編碼標準，也制定了新的幅內編碼工具
來達到高壓縮效能，但這些工具也使得H.264/AVC的運算複雜度大為提高。在此論文的第二部分，我們提出了一個高效率的H.264/AVC幅內編碼器。在我們的編碼器硬體架構中，我們提出了數個創新的方法來解決幅內編碼中，因4×4亮度(luma)區塊(block)間的資料相依性而造成的效能瓶頸。我們也整合了一個高效能的全文自適應二進制算數編碼器(CABAC)，並且採用時脈控制技術(clock-gating)來降低編碼器功耗。使用130奈米的CMOS製程合成電路，在時脈為108MHz下，我們的編碼器一共使用了約十九萬個邏輯閘及花費19.8毫瓦的功來壓縮每秒三十幅的1080p影像，壓縮後的影片也能維持跟使用軟體處理一樣好的影像品質。實驗結果顯示，我們的幅內編碼器比起現行的其他編碼器更有效率。

[ACSL12] R. Ausavarungnirun, K. W. Chang, L. Subramanian, G. H. Loh, and O. Mutlu, “Staged memory scheduling: achieving high performance and scalability in heterogeneous systems,” in Proceedings of the 39th Annual International Symposium on Computer Architecture, Portland, OR, 2012, pp. 416-427.

[Alte12] Altera Corporation (2012), Stratix IV Device Handbook, [Online]. Available:
http://www.altera.com/literature/lit-stratix-iv.jsp

[Appl12] Apple Inc. (2012), About the iFrame video format, [Online]. Available:
http://support.apple.com/kb/HT3905

[ARKB04] A. Al, B. P. Rao, S. S. Kudva, S. Babu, D. Suman, A. V. Rao, “Quality
and complexity comparison of H.264 intra mode with JPEG2000 and JPEG,” in
Proceedings of IEEE International Conference on Image Processing, Singapore,
Singapore, 2004, pp. 525-528.

[ARML12] ARM Ltd. (2012), Embedded Memory IP, [Online]. Available:
http://www.arm.com/products/physical-ip/embedded-memory-ip/index.php

[BaZG10] X. Bao, D. Zhou, and S. Goto, “A lossless frame recompression scheme for
reducing DRAM power in video encoding,” in Proceedings of IEEE International Symposium on Circuits and Systems, Paris, France, 2010, pp. 677-680.

[CCCY07] C. H. Chang, J. W. Chen, H, C. Chang, Y. C. Yang, J. S. Wang, and J.
I. Guo, “A quality scalable H.264/AVC baseline intra encoder for high defini-
tion video application,” in Proceedings of IEEE Workshop on Signal Processing
Systems, Shanghai, China, 2007, pp. 521-526.

[CCHT06] T. C. Chen, S. Y. Chien, Y. W. Huang, C. H. Tsai, C. Y. Chen, T. W.
Chen, and L. G. Chen, “Analysis and architecture design of an HDTV720p 30
frames/s H.264/AVC encoder,” IEEE Transactions on Circuits and Systems for
Video Technology, vol. 16, no. 6, pp. 673-688, June 2006.

[CCSY07] H. C. Chang, J. W. Chen, C. L. Su, Y. C. Yang, Y. Li, C. H. Chang,
Z. M. Chen, W. S. Yang, C. C. Lin, C. W. Chen, J. S. Wang, and J. I.Guo,
“A 7mw-to-183mw dynamic quality-scalable h.264 video encoder chip,” in IEEE
International Solid-State Circuits Conference Digest of Technical Papers, San
Francisco, CA, 2007, pp. 280-281.

[CCTT07] T. C. Chen , Y. H. Chen , C. Y. Tsai , S. F. Tsai , S. Y. Chien, and L. G.
Chen, “2.8 to 67.2 mW Low-Power and Power-Aware H.264 Encoder for Mobile
Applications,” in 2007 Symposium on VLSI Circuits Digest of Technical Papers,
Kyoto, Japan, 2007, pp. 222-223.

[CCTT09] Y. H. Chen, T. C. Chen, C. Y. Tsai, S. F. Tsai, and L. G. Chen, “Algorithm
and Architecture Design of Power-Oriented H.264/AVC Baseline Profile Encoder
for Portable Devices,” IEEE Transactions on Circuits and Systems for Video
Technology, vol. 19, no. 8, pp. 1118-1128, Aug. 2009.

[CCWG11] J. W. Chen, H, C. Chang, J. S. Wang, and J. I. Guo, “A dynamic quality-adjustable H.264 intra coder,” IEEE Transactions on Consumer Electronics, vol.
57, no. 3, pp. 1203-1211, Aug. 2011.

[CCWS09] H, C. Chang, J. W. Chen, B. T. Wu, C. L. Su, J. S. Wang, and J. I. Guo,
“A Dynamic Quality-Adjustable H.264 Video Encoder for Power-Aware Video
Applications,” IEEE Transactions on Circuits and Systems for Video Technology,
vol. 19, no. 12, pp. 1739-1754, Dec. 2009.

[CCZS10] J. Chen, Y. Chen, H. Zhu, C. Sui, P.Wu, and X. Cao, “The hardware design
and implementation for CAVLC and Exp-Golomb in H.264/AVC,” in Proceedings of 12th International Conference on Advanced Communication Technology,
Yeongchang, Korea, 2010, pp. 1610-1613.

[CDSY98] A. R. Calderbank, I. Daubechies, W. Sweldens, and B. L. Yeo “Wavelet
transforms that map integers to integers,” Applied and computational harmonic
analysis, vol. 5, no. 3, pp. 332-369, July 1998.

[CDTC08] W. Y. Chen, L. F. Ding, P. K. Tsung, and L. G. Chen, “Architecture
design of high performance embedded compression for high definition video coding,” in Proceedings of IEEE International Conference on Multimedia and Expo,
Hannover, Germany, 2008, pp. 825-828.

[CHCC06] C. Y. Chen, C. T. Huang, Y. H. Chen, and L. G. Chen, “Level C+ data
reuse scheme for motion estimation with corresponding coding orders,” IEEE
Transactions on Circuits and Systems for Video Technology, vol. 16, no. 4, pp.
553-558, Apr. 2006.

[ChCh12] L. C. Chiu and T. S. Chang, “A lossless embedded compression codec
engine for HD video decoding,” in Proceedings of International Symposium on
VLSI Design, Automation, and Test, Hsinchu, Taiwan, 2012, pp. 1-4.

[ChCL11] Y. H. Chen, T. Y. Chang, and C. W. Lu, “A low-cost and high-throughput architecture for H.264/AVC integer transform by using four computation streams,” in Proceedings of 13th International Symposium on Integrated
Circuits, Singapore, Singapore, 2011, pp. 380-383.

[ChKC06] C. C. Cheng, C. W. Ku, and T. S. Chang, “A 1280x720 pixels 30frames/s
H.264/MPEG-4 AVC intra encoder,” in Proceedings of IEEE International Sym-
posium on Circuits and Systems, Island of Kos, Greece, 2006, pp. 5335-5338.
[ChLi08] P. Chao and Y. L. Lin, “A motion compensation system with a high ef-
ficiency reference frame pre-fetch scheme for QFHD H.264/AVC decoding,” in
Proceedings of IEEE International Symposium on Circuits and Systems, Seattle,
WA, 2008, pp. 256-259.

[CWLL10] J. W. Chen, L. C. Wu, P. S. Liu, and Y. L. Lin, “A high-throughput fully
hardwired CABAC encoder for QFHD H.264/AVC main profile video,” IEEE
Transactions on Consumer Electronics, vol. 56, no. 4, pp. 2529-2536, Nov. 2010.

[DiZh10] S. Dikbas and F. Zhai, “Lossless image compression using adjustable fractional line-buffer,” Signal Process.: Image Communication, vol. 25, no. 5, pp.
345-351, June 2010.
[DZTS11] C. Diniz, B. Zatt, C. Thiele, A. Susin, S. Bampi, F. Sampaio, D. Palomino,
and L. Agostini, “A high throughput H.264/AVC intra-frame encoding loop architecture for HD1080p,” in Proceedings of IEEE International Symposium on
Circuits and Systems, Rio de Janeiro, Brazil, 2011, pp. 579-582.

[GAMR11] A. D. Gupte, B. Amrutur, M. M. Mehendale, A. V. Rao, and M. Budagavi, “Memory bandwidth and power reduction using lossy reference frame compression in video encoding,” IEEE Transactions on Circuits and Systems for
Video Technology, vol. 21, no. 2, pp. 225-230, Feb. 2011.

[Golo66] S. W. Golomb, “Run-length encodings,” IEEE Transactions on Information
Theory, vol. IT-12, pp. 399-401, July 1966.

[HaLe09] C. S. Han and J. H. Lee, “Area efficient and high throughput CAVLC
encoder for 1920×1080@30p H.264/AVC,” in International Conference on Consumer Electronics Digest of Technical Papers, Las Vegas, NV, 2009, pp. 1-2.

[HCTC05] Y. W. Huang , T. C. Chen , C. H. Tsai , C. Y. Chen , T. W. Chen , C. S.
Chen , C. F. Shen , S. Y. Ma , T. C. Wang , B. Y. Hsieh , H. C. Fang, and L. G.
Chen, “A 1.3TOPS H.264/AVC single-chip encoder for HDTV applications,” in
IEEE International Solid-State Circuits Conference Digest of Technical Papers,
San Francisco, CA, 2005, pp. 128-129.

[HeEr05] S. Heithecker and R. Ernst, “Traffic shaping for an FPGA based SDRAM
controller with complex QoS requirements,” in Proceedings of the 20th European
Signal Processing Conference, Bucharest, Romania, 2012, pp. 1054-1058.

[HHCC05] Y. W. Huang, B. Y. Hsieh, T. C. Chen, and L. G. Chen, “Analysis, fast algorithm, and VLSI architecture design for H.264/AVC intra frame coder,” IEEE
Transactions on Circuits and Systems for Video Technology, vol. 15, no. 3, pp.
378-401, Mar. 2005.

[HJKH03] M. Horowitz, A. Joch, F. Kossentini, and A. Hallapuro, “H.264/AVC base-line profile decoder complexity analysis,” IEEE Transactions on Circuits and
Systems for Video Technology, vol. 13, no. 7, pp. 704-716, July 2003.

[Huff52] D. A. Huffman, “A method for the construction of minimum-redundancy
codes,” Proceedings of the IRE, vol. 40, no. 9, pp. 1098-1101, Sept. 1952.

[HuSX09] H. Hu, J. Sun, and J. Xu, “High efficiency synchronous DRAM controller
for H.264 HDTV encoder,” in Proceedings of 4th IEEE Conference on Industrial
Electronics Applications, Xian, China, 2009. pp. 2132-2136.

[HXDS07] H. Hu, J. Xu, Z. Duan, and J. Sun, “High efficiency synchronous DRAM
controller for H. 264 HDTV encoder,” in Proceedings of IEEE Workshop on
Signal Processing Systems, Shanghai, China, 2007, pp. 373-376.

[HZZG12] G. He, D. Zhou, J. Zhou, and S. Goto, “A 1991 Mpixels/s intra prediction
architecture for super hi-vision H.264/AVC encoder,” in Proceedings of the 42nd
Annual Design Automation Conference, Anaheim, CA, 2005, pp. 575-578.

[IEEE05] IEEE standard for verilog hardware description language, IEEE Std 1364-2005, 2005.

[ISOI92] Information technology – Digital compression and coding of continuous-tone
still image – requirements and guidelines, ISO/IEC IS 10918-1 — ITU-T Recommendation T.81, 1992.

[ISOI00] Information technology - Generic coding of moving pictures and associated
audio information: Video, ISO/IEC 13818-2, 2000.

[ISOI02] Information technology – JPEG 2000 image coding system: Motion JPEG
2000, ISO/IEC 15444-3 — ITU-T Recommendation T.802, 2002.
[ISOI04] Information technology - Coding of audio-visual objects - Part 2: Visual,
ISO/IEC 14496-2:2004, 2004.

[ISOI12] Information technology - Coding of audio-visual objects - Part 10: Advanced
Video Coding, ISO/IEC 14496-10:2012, 2012.

[ITUT05] H.263: Video coding for low bit rate communication, ITU-T Recommendation H.263, 2005.

[ITUT12] H.264: Advanced video coding for generic audiovisual services, ITU-T Recommendation H.264, 2012.

[IvMo08] Y. V. Ivanov and D. Moloney, “Reference frame compression using embedded reconstruction patterns for H.264/AVC decoders,” in Proceedings of 3rd
International Conference on Digital Telecommunications, Bucharest, Romania,
2008, pp. 168-173.

[JKLY02] H. Jeong, J. Kim, K. Lee, K. Yoo, and J. Kim, “Lossless embedded compression algorithm with context-based error compensation for video application,”
in Proceedings of IEEE 16th International Symposium on Consumer Electronics,
Harrisburg, PA, 2012, pp. 1-4.

[JKSW02] A. Joch, F. Kossentini, H. Schwarz, T. Wiegand, and G. J. Sullivan, “Performance comparison of video coding standards using Lagrangian coder control,”
in Proceedings of IEEE International Conference on Image Processing, Rochester,
NY, 2002, pp. 501-504.

[JoVT86] Joint Video Team, H.264/AVC Joint Model reference software 8.6, [Online].
Available: http://iphome.hhi.de/suehring/tml/download/old jm/

[JoVT93] Joint Video Team, H.264/AVC Joint Model reference software 9.3, [Online].
Available: http://iphome.hhi.de/suehring/tml/download/old jm/

[JoVT11] Joint Video Team, H.264/AVC Joint Model reference software 11.0, [On-
line]. Available: http://iphome.hhi.de/suehring/tml/download/old jm/

[KCYT06] C. W. Ku, C. C. Cheng, G. S. Yu, M. C. Tsai, and T. S. Chang, “A
high-definition H.264/AVC intra-frame codec IP for digital video and still camera
applications,” IEEE Transactions on Circuits and Systems for Video Technology,
vol. 16, no. 8, pp. 917-928, Aug. 2006.

[KHMH10] Y. Kim, D. Han, O. Mutlu, and M. Harchol-Balter, “ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers
,” in Proceedings of IEEE 16th International Symposium on High Performance
Computer Architecture, Bangalore, India, 2010, pp. 1-12.

[KiKK09] J. Kim, J. Kim, and C. M. Kyung, “A lossless embedded compression
algorithm for high definition video coding,” in Proceedings of IEEE International
Conference on Multimedia and Expo, New York, NY, 2009, pp. 193-196.

[KiKy10] J. Kim and C. M. Kyung, “A lossless embedded compression using significant bit truncation for HD video coding,” IEEE Transactions on Circuits and
Systems for Video Technology, vol. 20, no. 7, pp. 848-860, June 2010.

[KiPa01] H. Kim and I. C. Park, “High-performance and low-power memory interface
architecture for video processing applications,” IEEE Transactions on Circuits
and Systems for Video Technology, vol. 11, no. 11, pp. 1160-1170, Nov. 2001.

[KKLH06] Y.. C. Kao, H. C. Kuo, Y. T. Lin, C. W. Hou, Y. H. Li, H. T. Huang, and
Y. L. Lin, “A high-performance VLSI architecture for intra prediction and mode
decision in H. 264/AVC video encoding,” in Proceedings of IEEE Asia Pacific
Conference on Circuits and Systems, Singapore, Singapore, 2006, pp. 562-565.

[KLKK11] H. S. Kim, J. Lee, H. Kim, S. Kang, and W. C. Park, “A lossless color
image compression architecture using a parallel Golomb-Rice hardware codec,”
IEEE Transactions on Circuits and Systems for Video Technology, vol. 21, no.
11, pp. 1581-1587, Nov. 2011.

[KuAr11] A. M. Kulkarni and V. Arunachalam, “FPGA implementation comparison
of current trends in memory scheduler for multimedia application,” in Proceedings
of International Conference and Workshop on Emerging Trends in Technology,
Mumbai, India, 2011, pp. 1214-1218.

[KuCL09] H. C. Kuo, J. W. Chen, and Y. L. Lin, “A high-performance low-power
H.264/AVC video decoder accelerator for embedded systems,” in Proceedings of
IEEE/ACM/IFIP 7th Workshop on Embedded Systems for Real-time Multimedia,
Grenoble, France, 2009, pp. 1-8.

[LeeS08] S. C. Lee, “System-level optimization for efficient IP communication and memory access on a bus-enabled H.264/AVC decoder SoC,”Master thesis, Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan,
2008.

[LCPK09] S. H. Lee, M. K. Chung, S. M. Park, and C. M. Kyung, “Lossless frame
memory recompression for video codec preserving random accessibility of coding
unit,” IEEE Transactions on Consumer Electronics, vol. 55, no. 4, pp. 2105-2113,
Nov. 2009.

[LeCh06] K. B. Lee and T. S. Chang, “SoC memory system design,” in Essential
Issues in SOC Design, Y. L. Lin, Ed., 1st ed. Springer, 2006, ch. 4, pp. 73-118.

[LeLJ05] K. B. Lee, T. C. Lin, and C. W. Jen, “An efficient quality-aware memory
controller for multimedia platform SOC,” IEEE Transactions on Circuits and
Systems for Video Technology, vol. 15, no. 5, pp. 620-633, May 2005.

[LeRL07] Y. Lee, C. E. Rhee, and H. J. Lee, “A new frame recompression algorithm
integrated with H.264 video compression,” in Proceedings of IEEE International
Symposium on Circuits and Systems, New Orleans, LA, 2007, pp. 1621-1624.

[LiLY08] T. B. Y. Liew, B. G. Lee, and H. Yoo, “A low complexity and lossless frame
memory compression for display devices,” IEEE Transactions on Consumer Elec-
tronics, vol. 54, no. 3, pp. 1453-1458, Aug. 2008.

[LiWa11] Z. Liu and D. Wang, “One-round renormalization based 2-bin/cycle
H.264/AVC CABAC encoder,” in Proceedings of 18th IEEE International Con-
ference on Image Processing, Brussels, Belgium, 2011, pp. 369-372.

[LJMe12] Y. Li, Y. Jiang, and H. Meng, ‘Adaptive pixel encoding: an effective algorithm for frame buffer compression,” in Proceedings of 12th IEEE International
Conference on Computer and Information Technology, Chengdu, China, 2012,
pp. 5-11.

[LJJB03] P. List, A. Joch, J. Lainema, G. Bjntegaard, and M. Karczewicz, “Adap-
tive deblocking filter,” IEEE Transactions on Circuits and Systems for Video
Technology, vol. 13, no. 7, pp. 614-619, July 2003.

[LKCL07] D. W. Li, C. W. Ku, C, C. Cheng, Y. K. Lin, and T. S. Chang, “A
61MHz 72K gates 1280x720 30fps H.264 intra encoder,” in Proceedings of IEEE
International Conference on Acoustics, Speech, and Signal Processing, Honolulu,
HI, 2007, pp. (II) 801-804.

[LKLC09] Y. K. Lin, C. W. Ku, D, W. Li, and T. S. Chang, “A 140-MHz 94K gates
HD1080p 30-frames/s intra-only profile H.264 encoder,” IEEE Transactions on
Circuits and Systems for Video Technology, Mar. 2009, vol. 19, pp. 432-436.

[LLLK08] Y. K. Lin , D. W. Li , C. C. Lin , T. Y. Kuo , S. J. Wu , W. C. Tai , W. C.
Chang, and T. S. Chang, “A 242 mW 10 mm2 1080 p H.264/AVC high-profile
encoder chip,” in IEEE International Solid-State Circuits Conference Digest of
Technical Papers, San Francisco, CA, 2008, pp. 314-315.

[LSSL07] Z. Y. Liu , Y. Song , M. Shao , S. Li , L. F Li , S. Ishiwata , M. Nakagawa
, S. Goto, and T. Ikenaga, “A 1.41W H.264/AVC real-time encoder SoC for
HDTV1080p,” in 2007 Symposium on VLSI Circuits Digest of Technical Papers,
Kyoto, Japan, 2007, pp. 12-13.

[LSSL09] Z. Y. Liu , Y. Song , M. Shao , S. Li , L. F Li , S. Ishiwata , M. Nakagawa
, S. Goto, and T. Ikenaga, “HDTV1080p H.264/AVC Encoder Chip Design and
Performance Analysis,” IEEE Journal of Solid-State Circuits, vol. 44, no. 2, pp.
594-608, Feb. 2009

[LWLY10] H. Y. Lin, K. H. Wu, B. D. Liu, and J. F. Yang, “An efficient VLSI architecture for transform-based intra prediction in H.264/AVC,” IEEE Transactions
on Circuits and Systems for Video Technology, vol. 20, no. 6, pp. 894-906, June
2010.

[LZWI11] Z. Liu, J. Zhou, D. Wang, and T.
Ikenaga, “Register Length Analysis
and VLSI Optimization of VBS Hadamard Transform in H.264/AVC,” IEEE
Transactions on Circuits and Systems for Video Technology, vol. 21, no. 5, pp.
601-610, May 2011.

[LZWF07] J. Lei, X. Zou, Z. Wu, and W. Fan, “Research of an image map encoding
algorithm on frame buffer,” in Proceedings of International Conference on ASIC,
Guilin, China, 2007, pp. 894-897.

[MaSe11] Z. Ma and A. Segall, “Frame buffer compression for low-power video coding,” in Proceedings of 18th IEEE International Conference on Image Processing,
Brussels, Belgium, 2011, pp. 757-760.

[MaSW03] D. Marpe, H. Schwarz, and T. Wiegand, “Context-based adaptive binary
arithmetic coding in the H.264/AVC video compression standard,” IEEE Trans-
actions on Circuits and Systems for Video Technology, vol. 13, no. 7, pp. 620-636,
July 2003.

[MeSW00C] N. Merhav, G. Seroussi, and M. J. Weinberger, “Coding for sources with
two-sided geometric distributions and unknown parameters,” IEEE Transactions
on Information Theory, vol. 46, no. 1, pp. 229-236, Jan. 2000.

[MeSW00O] N. Merhav, G. Seroussi, and M. Weinberger, “Optimal prefix codes for
sources with two-sided geometric distributions,” IEEE Transactions on Informa-
tion Theory, vol. 46, no. 1, pp. 121-135, Jan. 2000.

[MGCB03] D. Marpe, V. George, H. L. Cycon, and K. U. Barthel, “Performance
evaluation ofMotion-JPEG2000 in comparison with H.264/AVC operated in intra
coding mode,” in Proceedings of SPIE Conference on Wavelet Applications in
Industrial Processing, Providence, RI, 2003, pp. 129-137.

[Micr99] Micron Technology, Inc. (1999), SDR SDRAM mt48lc16m16a2b4, [Online].
Available: http://www.micron.com/parts/dram/sdram/mt48lc16m16a2b4-
6a?pc=428A5CC9-2A78-447E-939B-6F3A40D538C6

[More00] S. Morein, ATI radeon hyperZ technology, presented at SIGGRAPH/EUROGRAPHICS Workshop On Graphics Hardware, Aug. 2000.

[Moto12] Motorola Solutions, Inc. (2012), Video surveillance trade-offs, [Online].
Available: http://www.motorola.com/web/Business/ Documents/static%20files
/VideoSurveillance WP 3 keywords.pdf

[MVRM11] P. Muralidha, R. Vasundhara, C. B. Rama Rao, and N. S. Murthy, “An
efficient architecture for H.264 intra prediction mode decision algorithm,” in Proceedings of 10th WSEAS international conference on electronics, hardware, wire-
less and optical communications, and 10th WSEAS international conference on
signal processing, robotics and automation, and 3rd WSEAS international conference on nanotechnology, and 2nd WSEAS international conference on Plasma-fusion-nuclear physics, Cambridge, UK, 2011, pp. 113-116.

[NaWK10] M. Nadeem, S. Wong, and G. Kuzmanov, “An efficient realization of for-
ward integer transform in H.264/AVC intra-frame encoder,” in Proceedings of
International Conference on Embedded Computer Systems: Architectures, Mod-
eling, and Simulation, Samos, Greece, 2010, pp. 71-78.

[OBLM04] J. Ostermann, J. Bormans, P. List, D. Marpe, M. Narroschke, F. Pereira,
T. Stockhammer, and T. Wedi, “Video coding with H.264/AVC: tools, performance, and complexity,” IEEE Circuits and Systems Magazine, vol. 4, no. 1, pp.
7-28, Aug. 2004.

[Pana07] Panasonic Broadcast (2007), H.264/AVC intra-only compression for P2 application, [Online]. Available: ftp://ftp.panasonic.com/pub/panasonic/drivers/
PBTS/papers/WP AVC-Intra.pdf

[RFCZ12] H. Ren, Y. Fan, X. Chen, and X. Zeng, “A 16-pixel parallel architecture
with block-level/mode-level co-reordering approach for intra prediction in 4k×2k
H.264/AVC video encoder,” in Proceedings of 17th Asia and South Pacific Design
Automation Conference, Sydney, Australia, 2012, pp. 801-806.

[Rice79] R. F. Rice, “Some practical universal noiseless coding techniques,” Jet
Propulsion Laboratory, Pasadena, CA, Technical Report JPL-79-22, March 1979.

[RoPa10] M. Roszkowski and G. Pastuszak, “Intra prediction hardware module
for high-profile H.264/AVC encoder,” in Proceedings of Signal Processing Algorithms, Architectures, Arrangements, and Applications Conference, Poznan,
Poland, 2010, pp. 62-67.

[Sayo06] K. Sayood, Introduction to Data Compression, Morgan Kaufmann Publishers, 2006.

[ShDa07] J. Shao and B. T. Davis, “A burst scheduling access reordering mechanism,” in Proceedings of IEEE 13th International Symposium on High Performance Computer Architecture, Scottsdale, AZ, 2007, pp. 285-294.

[ShBH09] M. Shafique, L, Bauer, and J. Henkel, “A parallel approach for high performance hardware design of intra prediction in H.264/AVC video codec,” in
Proceedings of Design, Automation and Test in Europe Conference and Exhibition, Nice, France, 2009, pp. 1434-1439.

[SKSP10] C. H. Son, J. W. Kim, S. G. Song, S. M. Park, and Y. M. Kim, “Low
complexity embedded compression algorithm for reduction of memory size and
bandwidth requirements in the JPEG2000 encoder,” IEEE Transactions on Consumer Electronics, vol. 56, no. 4, pp. 2421-2429, Nov. 2010.

[SoSh07] T. Song and T. Shimamoto, “Reference frame data compression method for
H.264/AVC,” IEICE Electronics Express, vol. 4, no. 3, pp. 121-126, Feb. 2007.

[SSGP12] D. Silveria, G. Sanchez, M. Grellert, V. Possani, and L. Agostini, “Memory
bandwidth reduction in video coding systems through context adaptive lossless
reference frame compression ,” in Proceedings of 2012 VIII Southern Conference
on Programmable Logic, Bento Goncalves, Brazil, 2012, pp. 1-6.

[SZJG10] L. Song, D. Zhou, X. Jin, S. Goto, and P. Liu, “An adaptive bandwidth
reduction scheme for video coding,” in Proceedings of IEEE International Symposium on Circuits and Systems, Paris, France, 2010, pp. 401-404.

[SuPC05] K. Suh, S. Park, and H. Cho, “An efficient hardware architecture of intra
prediction and TQ/IQIT module for H.264 encoder,” ETRI Journal, vol. 27, no.
5, pp. 511-524, Oct. 2005.

[TCCC05] C. Y. Tsai, T. C. Chen, T. W. Chen, and L. G. Chen, “Bandwidth optimized motion compensation hardware design for H.264/AVC HDTV decoder,”
in Proceedings of 48th Midwest Symposium on Circuits and Systems, Cincinnati,
OH, 2005, pp. 1119-1202.

[Teuh78] J. Teuhola, “A Compression Method for Clustered Bit-Vectors,” Information Processing Letters, vol. 7, pp. 308-311, Oct. 1978.

[Tosh11] Toshiba America Information Systems, Inc. (2011), Designing an IP
camera project, [Online]. Available: http://www.toshibasecurity.com/support/
docs/Toshiba Design an IPSystem WhitePaper.pdf

[TSMC00] Taiwan Semiconductor Manufacturing Company Lim-
ited (2000), 0.13μm Technology, [Online]. Available:
http://www.tsmc.com/english/dedicatedFoundry/technology/0.13um.htm

[TuCJ02] J. C. Tuan, T. S. Chang, and C. W. Jen, “On the data reuse and memory bandwidth analysis for full-search block-matching VLSI architecture,” IEEE
Transactions on Circuits and Systems for Video Technology, vol. 12, no. 1, pp.
61-72, Jan. 2002.

[UnMC03] United Microelectronics Corporation (2003), 90 Nanometer, [Online].
Available: http://www.umc.com/English/pdf/90nm DM.pdf

[VoLK11] D. T. Vo, S. Lertrattanapanich, and Y. T. Kim, “Low line memory visually lossless compression for color images using non-uniform quantizers,” IEEE
Transactions on Consumer Electronics, vol. 57, no. 1, pp. 187-195, Feb. 2011.

[WaCh07] T. S. Wang and C. T. Chiu, “Low power design of high performance mem-
ory access architecture for HDTV decoder,” in Proceedings of IEEE International
Conference on Multimedia and Expo, Beijing, China, 2007, pp. 699-702.

[WeMu03] T. Wedi and H. G. Musmann, “Motion- and aliasing-compensated predic-
tion for hybrid video coding,” IEEE Transactions on Circuits and Systems for
Video Technology, vol. 13, no. 7, pp. 577-586, July 2003.

[WiGi01M] T. Wiegand and B. Girod, Multi-frame motion-compensated prediction
for video transmission, Springer, 2001.

[WiGi01L] T. Wiegand and B. Girod, “Lagrange multiplier selection in hybrid video
coder control,” in Proceedings of IEEE International Conference on Image Processing, Thessaloniki, Greece, 2001, pp. 542-545.

[WiSu05] T. Wiegand and G. J. Sullivan, “Video compression - from concepts to the
H.264/AVC standard,” Proceedings of the IEEE, vol. 93, no. 1, pp. 18-31, Jan.
2005.

[WOSH10] T. Wiegand, J. R. Ohm, G. J. Sullivan, W. J. Han, R. Joshi, T. K. Tan,
and K. Ugur, “Special section on the joint call for proposals on high efficiency
video coding (HEVC) standardization,” IEEE Transactions on Circuits and Systems for Video Technology, vol. 20, no. 12, pp. 1661-1666, Dec. 2010.

[WSJK03] T.Wiegand, H. Schwarz, A. Joch, F. Kossentini, and G. J. Sullivan, “Rate-constrained coder control and comparison of video coding standards,” IEEE
Transactions on Circuits and Systems for Video Technology, vol. 13, no. 7, pp.
688-703, July 2003.

[YCKL09] H. T. Yang, J. W. Chen, H. C. Kuo, and Y. L. Lin, “An effective
dictionary-based display frame compressor,” in Proceedings of IEEE/ACM/IFIP
7th Workshop on Embedded Systems for Real-time Multimedia, Grenoble, France,
2009, pp. 28-34.

[YoJJ98] H. Yoo, J. M. Jo, and J. C. Jeong, “A hierarchical lossless Image compression
based on modified Hadamard Transform,” in Proceedings of 10th Workshop on
Image Processing and Understanding, 1998, pp. 516-520.

[YuCh07] G. S. Yu and T. S. Chang, “Optimal Data Mapping for Motion Compensation in H.264 Video Decoding,” in Proceedings of IEEE Workshop on Signal
Processing Systems, Shanghai, China, 2007, pp. 505-508.

[YuBA09] G. L. Yuan, A. Bakhoda, and T. M. Aamodt, “Complexity effective memory access scheduling for many-core accelerator architectures,” in Proceedings of
42nd Annual IEEE/ACM International Symposium on Microarchitecture, New
York, NY, 2009, pp. 34-44.

[ZHFC12] D. Zhou, G. He, W. Fei, Z. Chen, J. Zhou, and S. Goto, “A 4320p 60fps
H.264/AVC intra-frame encoder chip with 1.41Gbins/s CABAC,” in 2012 Symposium on VLSI Circuits Digest of Technical Papers, Honolulu, HI, 2012, pp.
154-155.

[ZhHW04] J. Zhu, L. Hou, and W. Wu, “High performance synchronous DRAMs
controller in H.264 HDTV decoder,” in Proceedings of 7th International Conference on Solid-State Integrated Circuits Technology, Beijing, China, 2004, pp.
1621-1624.

[ZhLZ08] J. Zhu, P. Liu, and D. Zhou, “An SDRAM controller optimized for high
definition video coding application,” in Proceedings of IEEE International Symposium on Circuits and Systems, Seattle, WA, 2008, pp. 3518-3521.