簡易檢索 / 詳目顯示

研究生: 郭又禎
Yu-Chen Kuo
論文名稱: 應用於微小電容感測器之三角積分調變器
A Delta-Sigma Modulator for Small Capacitive Sensor Application
指導教授: 徐永珍
Yung-Jane Hsu
口試委員:
學位類別: 碩士
Master
系所名稱: 電機資訊學院 - 電子工程研究所
Institute of Electronics Engineering
論文出版年: 2008
畢業學年度: 96
語文別: 英文
論文頁數: 56
中文關鍵詞: 三角積分調變器電容數位轉換器
外文關鍵詞: Delta-sigma modulator, Capacitance-to-digital converter
相關次數: 點閱:2下載:0
分享至:
查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報
  • With the development of capacitive sensors, capacitive sensor interfaces become more and more important. The values of the capacitance are generally small due to the integration of the sensor and readout circuit on a chip. Therefore delta-sigma modulator is a good solution, which has the advantage of high resolution and is often applied in audio band, to deal with the capacitive sensors in pico-Farad order and varying in low frequency. In addition, switched-capacitor delta-sigma modulator is also insensitive to the parasitic capacitance to ground.

    In this thesis, a Capacitance-to-Digital Converter is designed and implemented in CMOS 0.35um 2P4M technology based on delta-sigma modulator architecture. This circuit can be used not only as a CDC (Capacitance-to-Digital Convertor), but also as an ADC (Analog-to-Digital Converter). Simulations and measurements show that a peak SNR of 68dB and a dynamic range of 70 dB are achieved at a sampling rate of 8.2MHz and signal bandwidth of 10KHz under 3V supply voltage.


    隨著電容式感測器的發展,電容式感測器介面電路愈顯重要。感測器與讀出電路需整合在單一晶片上,所以電容感測器的電容值通常很小。因此處理一個變異速度慢且小等級(pico-Farad)的電容,使用三角積分調變器是量測電容感測器之良好方法,因為三角積分調變器擁有高解析度且常被應用於音頻,而交換式電容(Switched-Capacitor)三角積分器亦具有對寄生電容不敏感的優點。
    本篇論文設計一個電容數位轉換器,並透過國家晶片系統設計中心以TSMC 0.35um 2P4M標準製程來實現完成。此電路在使用上可以當作一個CDC (Capacitance-to-Digital Converter) 也可以是一個ADC (Analog-to-Digital Converter)。模擬及量測顯示在3V供應電壓及8.2MHz的取樣頻率、10KHz的頻寬下,可以得到68dB SNR與70dB 動態範圍。

    Abstract I Acknowledgement III Contents IV Figure Captions VI Table Captions IX Chapter 1 Introduction 1 1.1 Motivation 1 1.2 Organization 2 Chapter 2 Fundamentals of ΔΣ Modulator 4 2.1 Introduction 4 2.2 Basic Principles of Delta-Sigma Modulator 4 2.2.1 Quantization noise 4 2.2.2 Oversampling 7 2.2.3 Noise Shaping 8 2.3 Delta-Sigma Modulator 9 2.3.1 The First-Order Delta-Sigma Modulator 9 2.3.2 The Second-Order Delta-Sigma Modulator 10 2.3.3 Higher-Order Delta-Sigma Modulator 12 2.4 Analog-to-Digital Converter and Capacitance-to-Digital Converter using Delta-Sigma Modulator 14 Chapter 3 System Design and Simulation of ΔΣ Modulator 17 3.1 The transfer function of Delta-Sigma Modulation 17 3.2 Delta-Sigma Modulator Behavioral Simulation Using MATLAB 18 3.3 Conclusions 21 Chapter 4 Circuits Design and Simulation of ΔΣ Modulator 22 4.1 System Architecture 22 4.2 Circuit Design of Delta-Sigma Modulation 23 4.2.1 SC integrators 23 4.2.2 Opamp and bias circuit 25 4.2.3 Nonoverlapping Clock 28 4.2.4 1-bit Quantizer 29 4.3 Simulation of Delta-Sigma Modulation 30 4.3.1 Opamp and bias circuit 30 4.3.2 Nonoverlapping Clock generator 32 4.3.3 1-bit Quantizer 33 4.3.4 The Second-Order Delta-Sigma Modulator 34 4.4 PVT Variation 36 4.4.1 Process Variation 37 4.4.2 Voltage Variation 37 4.4.3 Temperature Variation 38 4.5 Floor Planning and Layout 39 4.6 Conclusion 42 Chapter 5 Measurement Results 43 5.1 Measurement Setup 43 5.1.1 PCB 44 5.2 Measurement of ADC 46 5.2.1 Measurement Results of Delta-Sigma Modulator in time domain 46 5.2.2 Measurement Results of Delta-Sigma Modulator in frequency domain 47 5.3 Measurement of CDC 50 5.4 Conclusion 52 Chapter 6 Conclusions 53 6.1 Conclusion 53 6.2 Recommendation for Future Work 54 References 55

    [1] Michal Brychta, “Measure Capacitive Sensors with A Sigma-Delta Modulator”,
    (Design View, Electronic Design, 4/28/2005) http://electronicdesign.com/Articles/ArticleID/10185/10185.html
    [2] G. Nagy, Z. Szucs, S. Hodossy, M. Rencz, A. Poppe, “Comparison of two Low-power Electronic Interfaces for Capacitive MEMS Sensors,” Symposium on DTIP of MEMS and MOEMS, Apr. 2007
    [3] Libin Yao, Michiel Steyaert and Willy Sansen, ”Low-Power Low-Voltage Sigma-Delta Modulators in Nanometer CMOS,” Springer, 2006
    [4] Steven R. Norsworthy, Richard Scheier and Gabor C. Temes, “Delta-Sigma Data Converters: Theory, Design, and simulation,” IEEE press, 1997
    [5] John O’Dowd, Andreas Callanan, Gabriel Banarie, “Capacitive sensor interfacing using sigma-delta techniques”, IEEE Sensors, pp. 951-954, Nov. 2005
    [6] Fernando Medeiro, Angel Perez-Verdu and Angel Rodriguez-Vazquez, “Top-Down design of High-performance Sigma-Delta Modulators,” Kluwer Academic Publishers, 1999
    [7] Bernhard E. Boser and Bruce A. Wooley, “The Design of Sigma-Delta Modulation Analog-to-Digital Converters,” IEEE J. Solid-State Circuits, vol. 23, pp. 1298-1308, Dec. 1988
    [8] Steven R. Norsworthy, Irving G. Post and H. Scott Fetterman, “A 14-bit 80-kHz Sigma-Delta A/D Converter: Modeling, Design, and Performance Evaluation,” IEEE J. Solid-State Circuits, vol. 24, no. 2, pp. 256-266, Apr. 1989
    [9] Richard Schreier and Gabor C. Temes, “Understanding Delta-Sigma Data Converters,” Wiley IEEE express, 2005
    [10] Ken Martin, “Improved Circuits for the Realization of Switched-capacitor Filters,” IEEE Transactions on Circuits and Systems, vol. 27, no. 4, pp. 237-244, Apr. 1980
    [11] Behzad Razavi, “Design of Analog CMOS Integreted Circuits,” Mac Graw Hill, 2001
    [12] David A. Johns and Ken Martin, ”Analog Integrated Circuit Design,” Wiley & Sons, Inc., 1997
    [13] R. Castello and P. R. Gray, “A High-performance Micropower Switched-Capacitor Filter,” IEEE J. Solid-State Circuits, vol. 20, no.6, pp. 1122-1132, Dec. 1987
    [14] B. Razavi, ISSCC Short Course, 1999
    [15] R. Jacob Baker, “CMOS mixed-signal circuit design,” Wiley IEEE press, 2002
    [16] Yen-Hong Lin, “A 2.5Gb/s Half-Rate Clock and Data Recovery Circuit for SONET OC-48 Application,” M.S. thesis, NTHU, 2007
    [17] National Semiconductor, ”LM117/LM317A/LM317 3-Terminal Adjustable Regulator Data Sheet,” National Semiconductor, 1997
    [18] Analog Devices, “24-Bit Capacitance-to-Digital Converter with Temperature Sensor AD7745/AD7746,” Analog Devices, 2005
    [19] Poumen Nojdelov, Stoyan Nihtianov and Edo van Doren, “Capacitance to Digital Converter,” IEEE Sensors Applications Symposium, pp. 1-5, Feb. 2007
    [20] Kota Tanaka, Yasuhide Kuramochi, Takashi Kurashina, Kenichi Okada, and Akira Matsuzawa, ”A 0.026mm2 Capacitance-to-Digital Converter for Biotelemetry Applications Using a Charge Redistribution Technique,” IEEE Asian Solid-State Circuits Conference, pp. 244-247, Nov. 2007

    無法下載圖示 全文公開日期 本全文未授權公開 (校內網路)
    全文公開日期 本全文未授權公開 (校外網路)
    全文公開日期 本全文未授權公開 (國家圖書館:臺灣博碩士論文系統)
    QR CODE