現今之電子產品的市場趨勢逐漸朝微小化、輕量化以及多功能的方向發展。然而，於日常生活中，因其攜帶方便而使人為攜帶時的疏忽造成電子產品的掉落或是碰撞的機率大幅提升，故針對電子產品與其內部封裝元件之掉落測試研究逐漸受到重視與要求。電子元件工業聯合會（Joint Electron Device Engineering Council, JEDEC）所提出的印刷電路板階級掉落試驗（Board-Level Drop Test）之測試方法已被眾多研究單位採用來評估封裝元件之抗衝擊能力。但是，此規範容易受到測試條件的改變而影響實驗結果，如衝擊條件以及螺栓之鬆緊等。因此，本研究將針對規範可能產生之實驗不確定性進行討論，提出修正型加速度輸入法理論，利用有限單元模型分析探討不確定因素對封裝元件之影響。在確認分析方法的正確性後，本研究針對晶圓級封裝進行結構設計及參數化分析，以增進封裝體在掉落測試的可靠度。
在掉落測試模擬分析部份，眾多學者採用的加速度輸入法（Input-G Method）之模擬方式，因其簡化方式省略許多影響因子，故無法探討上述之不確定因素。為解決上述之問題，本研究提出測試板掉落模型以及修正型加速度輸入法之有限單元模型進行模擬分析，並與實際掉落測試結果相互比對，以證明模型之可行性。在封裝元件之可靠度分析中首先針對封裝結構之受力行為進行討論，並探討實驗不確性因素、晶片厚度與大小、介電層之厚度與結構強度以及錫球之擺放方式對封裝結構之可靠度影響。
經測試板掉落模型以及修正型加速度輸入法之有限單元模型與實際掉落結果進行比對，研究結果指出此模擬方法具一定之可行性。在掉落測試之不確定性分析部份，研究結果指出螺栓鎖變鬆的條件下，因為測試板上下振盪幅度變大，使得晶片最外圍錫球承受較大之應力集中，本研究建議實驗時需時常檢查螺栓鬆緊度以提升實驗品質，避免不必要的誤差。在增強封裝元件之可靠度設計部份，適當減少晶片之厚度，有助於防止錫球承受過大之拉扯現象。採用較軟之介電層可提升該層對錫球之緩衝效果，故可有效吸收掉落撞擊所帶來之應力，若再增加介電層厚度可進一步提升錫球之可靠度。此外，晶片外圍擺放無訊號傳輸功能之錫球能有效分擔錫球受力情形，可提升封裝結構之可靠度。

Trends in electronic equipment development tend to focus on decreasing size, weight, as well as multiple functionalities. As a result, electronic handheld and portable devices, which are more prone to be dropping during their useful service life, are widely carried out with more capabilities and functions. Therefore, study of the dynamic response of electronic equipment and packages in reliability analysis has become increasingly important. The Board-level drop test method was proposed by the Joint Electron Device Engineering Council (JEDEC) to assess the drop performance of surface-mounted IC packages. However, in actual experiment, the uncertainties of drop conditions such as the impact pulse and screw conditions, etc, may cause the difficulties of repeatability of experiment, which may affect the reliability of the resulting packages. Therefore, the modified input-G method, which considered the screw binding force, was proposed in this research to discuss the uncertainty of drop conditions. After validating the method through an experiment, dynamic simulation of WLCSP structure was conducted using various design parameters to improve the reliability of the package.
The input-G method is widely used for conducting drop test dynamic analyses. Nonetheless, there are some limitations to the input-G method. The input-G method is unable to consider the uncertainty of the screw binding condition due to the simplicity of drop test equipment. Therefore, the free-drop model and the modified input-G method were proposed in this research. Moreover, experiment was also carried out to verify these methods. For the reliability analysis, this study focused on the mechanical behavior of the solder joints and investigated the effects of drop conditions and various design parameters, such as chip size, chip thickness, dielectric layer, and ball layout.
The results indicate that the simulation from free-drop model and the modified input-G method were close to the experiment data. It can thus be proven that these methods are reliable. In uncertainty analysis, the uncertainty of screw conditions consequently influences the dynamic behavior of the printed circuit board (PCB). Accordingly, the drop-induced stress in the solder joints was influenced by the tightness of the screw. The results reveal that for the WLCSP, the von Mises stress of the solder joint for loose screw binding condition is higher than tight screw binding condition because of less constraint at the PCB hole, the PCB board allowed a large deformation. Therefore, in an actual experiment, it is necessary to monitor screw tightness and re-tighten screws between drops to ensure the good repeatability of the experiment. In terms of design parameters, chip thickness reduction could also improve the package’s reliability due to less stretching occurring in the solder joint. The soft and thick dielectric layer can absorb the impact, thereby protecting the solder joint. Moreover, packages with enhancement balls can also share impact loading and help improve drop impact performance.

[1] JEDEC Solid State Technology Association, JESD22-B110：Subassembly Mechanical Shock, 2001.
[2] JEDEC Solid State Technology Association, JESD22-B104B：Mechanical Shock, 2001.
[3] JEDEC Solid State Technology Association, JESD22-B111：Board Level Drop Test Method of Component for Handheld Electronics Products, 2001.
[4] Y. S. Lai., P. F. Yang., C. L. Yeh., “Experimental Studies of Board-level Reliability of Chip-scale Packages Subjected to JEDEC Drop Test Condition,” Journal of Microelectronics Reliability, Vol.46, pp.645-650, March. 2006.
[5] S. T. Jenq., H. S. Sheu., C. L. Yeh., Y. S. Lai., J. D. Wu., “High-G drop Impact Response and Failure Analysis of a Chip Packaged Printed Circuit Board,” Journal of Impact Engineering, Vol.34, pp.1655-1667, March. 2007.
[6] H. Kim., M. Zhang., C. M. Kumar., D. Suh., P. Liu., D. Kim., M. Xie., Z. Wang., “Improved Drop Reliability Performance with Lead Free Solders of Low Ag Content and Their Failure Modes,” Proc. of 2007 Electronic Components and Technology Conference, pp.962-967, Reno, USA, May 29 -June 1, 2007
[7] D. Y. R. Chong., F. X. Che., L. H. Toh., John. H. L. Pang., B. S. Xiong., B. K. Lim., “Performance Assessment on Board-level Drop Reliability for Chip Scale Packages (Fine-pitch BGA),” Proc. of 2006 Electronic Components and Technology Conference, pp.356-363, San Diego, California, USA, May 30-June 2, 2006
[8] F. K. Ng., C. T. Lim., E. Pek., J. E. Luan., T. Y. Tee., “Study of PCB Strains and Component Position Under Board Level Drop Test, ” 2005 Electronics Packaging Technology Conference, pp.248-254, Singapore, Dec 7-9. 2005
[9] S. T. Jenq., H. S. Sheu., C. L. Yeh., Y. S. Lai., J. D. Wu., “High-G drop Impact Response and Failure Analysis of a Chip Packaged Printed Circuit Board,” 2007 Electronics Packaging Technology Conference, pp.631-635, Singapore, Dec 10-12, 2007.
[10] L. Xu., J. Wang., and T. Reinikainen., “Numerical Studies of the Mechanical Response of Solder Joint to Drop/impact Load,” 2003 Electronics Packaging Technology Conference, pp.228-232, Singapore, Dec 10-12, 2003.
[11] Y. Bentata., S. Forster., K. Y. Goh and H. Fremont., “Study of JEDEC B-condition JESD22-B111 Standard for Drop Test Reliability of Chip Scale Packages” 9th. Int. Conf. on Thermal and Mechanical Simulation and Experiments in Micro-electronics and Micro-Systems, EuroSimE2008, Freiburg, Germany, April 20-23, 2008
[12] D. Y. R. Chong., F. X. Che., L. H. Toh., John. H. L. Pang., B. S. Xiong., B. K. Lim., “Evaluation on Influencing Factors of Board-Level Drop Reliability for Chip Scale Packages,” IEEE Transactions on Advanced Packaging, Vol.31, No.1 ,pp.66-75, 2008
[13] Y. Gu., D. Jin., “Drop Test Simulation and DOE Analysis for Design Optimization of Microelectronics Packages, “2006 Electronic Components and Technology Conference, pp.422-427, San Diego, California, USA, May 30-June 2, 2006
[14] J. E. Luan., K. Y. Goh., “Design for Improvement of Drop Impact Performance of IC Packages, ” 2006 International Electronic Manufacturing Technology, pp.129-134, Petaling Jaya, Malaysia, Nov 8-10, 2006
[15] T. Y. Tee., J. E. Luan., E. Pek., C. T. Lim., Z. Zhong., “Novel Numerical and Experiment Analysis of Dynamic Responses under Board Level Drop Test, ” 5th. Int. Conf. on Thermal and Mechanical Simulation and Experiments in Micro-electronics and Micro-Systems, EuroSimE2004, pp133-140, Belgium, May 10-12, 2004
[16] J. E. Luan., T. Y. Tee., “Novel Board Level Drop Test Simulation using Implicit Transient Analysis with Input-G Method,” 2004 Electronics Packaging Technology Conference, pp.671-677, Singapore, Dec 8-10, 2004.
[17] T. Y. Tee., J. E. Luan., H. S. Ng., “Development and Application of Innovational Drop Impact Modeling Techniques,” 2005 Electronic Components and Technology Conference, pp.504-512, Florida, May 31- June 3, 2005.
[18] W. Ren., J. Wang., “Shell-Based Simplified Electronic Package Model Development and Its Application for Reliability Analysis,” 2003 Electronics Packaging Technology Conference, pp.217-222, Singapore, Dec 10-12, 2003
[19] C. L. Yeh., Y. S. Lai., “Support Excitation Scheme for Transient Analysis of JEDEC Board-level Drop Test, ” Journal of Microelectronics Reliability, Vol.46, pp.626-636, Feb. 2006.
[20] T. Y. Tsai., C. H. Yeh., Y. S. Lai., R. S. Chen., “Transient Submodeling Analysis for Board-Level Drop Tests of Electronic Packages,” IEEE Transactions on Electronics Packaging Manufacturing, Vol. 30, No. 1, Jan. 2007
[21] J. Gu., C. T. Lim., A. A. O. Tay., “Simulation of Mechanical Response of Solder Joints under Drop Impact Using Equivalent Layer Models,” 2005 Electronic Components and Technology Conference, pp.491-498, Florida, May 31- June 3, 2005.
[22] C. L. Yeh., Y. S. Lai., C. L. Kao., “Prediction of Board-level Reliability of Chip-scale Packages Under Consecutive Drops,” 2005 Electronic Packaging Technology Conference, Singapore, Dec 7-9. 2005
[23] F. X. Che., J. H. L. Pang., W. H. Zhu., A. Sun., C. K. Wang., H. B. Tan., “Comprehensive Modeling of Stress-Strain Behavior for Lead-Free Solder Joints under Board-Level Drop Impact Loading Condition,” 2007 Electronic Components and Technology Conference, pp.528-535, Reno, USA, May 29 -June 1, 2007
[24] J. H. L. Pang., F. X. Che., “Drop Impact Analysis of Sn-Ag-Cu Solder Joints Using Dynamic High-Strain Rate Plastic Strain as the Impact Damage Driving Force,” 2006 Electronic Components and Technology Conference, pp.49-54, San Diego, California, USA, May 30-June 2, 2006
[25] Y. Q. Wang., K. H. Low., F. X. Che., H. L. J. Pang., S. P. Yeo., “Modeling and Simulation of Printed Circuit Board Drop Test,” 2003 Electronic Packaging Technology Conference, pp.263-268, Singapore, Dec 10-12, 2003
[26] H. S. Ng., T. Y. Tee., J. E. Luan., “Design for Standard Impact Pulses of Drop Tester using Dynamic Simulation,” 2004 Electronic Packaging Technology Conference, pp.793-799, Singapore, Dec 8-10, 2004.
[27] T. Y. Tee., J. E. Luan., “Effect of Impact Pulse Parameters on Consistency of Board Level Drop Test and Dynamic Responses,” 2005 Electronic Components and Technology Conference, pp.665-673, Florida, May 31- June 3, 2005.
[28] S. Park., C. Shah., J. Kwak., C. Jang., J. Pitarresi., “Transient Dynamic Simulation and Full-Field Test Validation for A Slim-PCB of Mobile Phone under Drop/Impact,” 2007 Electronic Components and Technology Conference, pp.914-923, Reno, USA, May 29-June 1, 2007.
[29] S. Park., C. Shah., J. Kwal., “Effect of Boundary Conditions on the Dynamic Response Characterization of Board-Level Drop Test,” 2007 9th Electronics Packaging Technology Conference, pp.374-379, Singapore, Dec 10-12, 2007.
[30] J. E. Luan., T. Y. Tee., “Analysis of PCB Subassembly Dynamic Responses using Integrated Analytical , Numerical and Experimental Techniques,” 2005 6th International Conference on Electronic Packaging Technology, pp.133-140, Shenzhen, China, Aug 30-Sept 2, 2005.
[31] J. E. Luan., T. Y. Tee., E. Pek., C. T. Lim., Z. Zhong., “Modal Analysis and Dynamic Responses of Board Level Drop Test,” 2003 Electronics Packaging Technology Conference, pp.233-243, Singapore, Dec 10-12, 2003.
[32] T. Laursen., “Computational Contact and Impact Mechanics”, 1st ed. 2002., Springer, NY, 2002
[33] J. O. Hallquist., “LS-DYNA Theoretical Manual, v970,＂Livermore Software Technology Corporation. California, 2006.
[34] N. M. Newmark., A Method of Computation for Structural Dynamics,” ASCE Journal of the Engineering Mechanics Division, Vol. 85 No. EM3, (1959).
[35] T. Belytschko., W. K. Liu., and B. Moran., “Nonlinear Finite Elements for Continua and Structures, ” 1st ed., John Wiley & Sons, NY,2000
[36] T. J. R, Hughes., R. L. Taylor., J. L Sackman., A. Curnier, and W. Kanoknukulchai., “A Finite Element Method for a Class of Contact-Impact Problems,” Comp. Methods Appl. Mech. Eng., 8, pp.249-276, 1976
[37] J. O. Hallquis.t, and G. L. Goudreau., and D. J. Benson., “Sliding Interfaces with Contact-Impact in Large-Scale Lagrangian Computations,” Computer Methods in Applied Mechanics and Engineering, Vol 51, pp. 107-137.
[38] J. C. Simo., and T. A. Laursen., “An Augmented Lagrangian Treatment of Contact Problems Involving Friction,” Computers & Structures, Vol. 42, pp. 97-116, 1992
[39] T. Belytschko., and M. O. Neal., “Contact-Impact by The Pinball Algorithm with Penalty and Lagrangian Methods, ” Int. J. Num. Methods Eng., Vol. 31, pp. 547-572, 1991.
[40] T. Belytschko., H. R. Yen., and R. Mullen., “Mixed Method for Time Integration, ” Computer Method in Applied Mechanics and Engineering, Vol. 17, pp. 159-175, 1979.
[41] T. Belytschko., “Partitioned and Adaptive Algorithms for Explicit Time Integration,” in Nonlinear Finite Element Analysis in Structural Mechanics, ed. by W. Wunderlich, E. Stein, and J. J. Bathe, pp. 572-584, 1980.
[42] Y. Y. Zhu and S. Cescotto., “Unified and Mixed Formulation of the 8-node Hexahedral Elements by Assumed Strain Method, ＂Comput Methods Appl. Mesh. Engrg., Vol.129, pp.177-184, 1996.
[43] D. Kosloff., and G. A. Frazier., “Treatment of hourglass patterns in low order finite element codes., ”Int. J. Numer. Anal. Meth. Geomech., Vol. 2, pp. 57-72, 1978.
[44] M. L. Wilkins., R. E. Blum., E. Cronshagen., and P. Grantham., “A method for computer simulation of problems in solid mechanics and gas dynamics in three dimensions and time, ” University of California, Lawrence Livermore National Laboratory, Rept. UCRL 51574, 1974.
[45] Jeffrey A. Chambers, “Preloaded Joint Analysis Methodology For Space Flight Systems, ” National Aeronautics and Space Administration, December, 1995.
[46] 陳建銘, “無鉛錫球封裝晶片之掉落衝擊測試”, 國立中山大學機械與機電工程學系碩士論文, 2005.
[47] J. Luan., T. Y. Tee., X. Zhang and E. Hussa., “Solder Joint Failure Modes, Mechanisms, and Life Prediction Models of IC Packages under Board Level Drop Impact” 2005 6th International Conference on Electronic Packaging Technology, pp. 382- 388, Shenzhen, China, Aug 30-Sept 2, 2005.
[48] C. Y. Chou., T. Y. Hung., M. C. Yew., W. K. Yang., D. C. Hu., M. C. Tsai., C. S. Huang and K. N. Chaing., “Investigation of Stress-buffer-enhanced Package Subjected to Board-level Drop Test” 9th. Int. Conf. on Thermal and Mechanical Simulation and Experiments in Micro-electronics and Micro-Systems, EuroSimE2008, Freiburg, Germany, April 20-23, 2008
[49] T. Y. Hung., C. Y. Chou., M. C. Yew and K. N. Chiang., ” Validation and reliability assessment of board level drop test of chip-scale-packaging” The International Conference on Experimental Mechanics 2008 (ICEM2008), Nanjing, China, November 8-11, 2008.