簡易檢索 / 詳目顯示

研究生: 彭逸軒
Peng,, I-Hsuan
論文名稱: 矽薄膜電晶體元件可撓特性之研究
Investigation of Flexibility of Silicon Thin Film Transistors
指導教授: 吳泰伯
Wu, Tai-Bor
劉柏村
Liu, Po-Tsun
口試委員:
學位類別: 博士
Doctor
系所名稱: 工學院 - 材料科學工程學系
Materials Science and Engineering
論文出版年: 2009
畢業學年度: 97
語文別: 英文
論文頁數: 109
中文關鍵詞: 撓曲性金屬基板直接沉積多晶矽薄膜
外文關鍵詞: flexible, metal foil substrate, directly deposition microcrystalline silicon films
相關次數: 點閱:3下載:0
分享至:
查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報
  • 本研究主題為低溫複晶矽薄膜電晶體在不□鋼基板上,撓曲多次前後元件特性及可靠度之探討。不同撓曲程度對元件電性上的影響,並且配合變溫量測和不同通道長度量測萃取源/汲極寄生電阻和缺陷密度來分析去除寄生電阻後載子遷移率的特性變化並且探討原因。個別在不同撓曲情況下,P型複晶矽薄膜電晶體在直流電壓操作下,實驗結果發現在撓曲的情況下,不論是張應力或壓應力起始電壓偏移均較平面情況下為嚴重,然而壓應力下經由長時間直流電壓操作後,載子遷移率較張應力下長時間直流電壓操作為佳,也顯示壓應力下對於元件的可靠度較張應力下更優。
    附件研究主題為以Inductively coupled plasma chemical vapor deposition (ICP-CVD)系統中於低溫成長奈米多晶矽薄膜之研究,在低基板溫度150℃下,以約5.33 nm/s 的鍍膜速度成功成長出結晶程度91.35%的奈米多晶矽薄膜。以ICP-CVD在150℃可直接在玻璃基板上,成長出高品質 n+ 摻雜奈米多晶矽薄膜(n+ nc-Si:H)無須預先沉積孕核層。以拉曼光譜(Raman spectra)計算n+ nc-Si:H結晶性可高達85%以上,晶粒大小約20奈米,薄膜片電阻低於103 Ω/sq,電阻係數約為 2.7 Ω•cm。於低成本可撓曲基板的應用,直接沉積低溫n+ nc-Si:H之研究值得探討。


    We investigated the mechanism after hundreds of bending parallel to the channel length on p-type poly silicon TFTs on metal foil substrate to discuss the device electronic characteristics and reliability. The extraction of the parasitic resistance、flat band voltage and trap density、threshold voltage、subthreshold slope and mobility were studied in detail for the mobility and current changing under bending condition. The reliability study of p-type polycrystalline silicon thin film transistors on metal foil fabricated by the ELC method under bending condition was investigated. The DC stress was utilized to simulate the operation of P-type poly-Si TFTs and to observe the degradation degree under bending condition. The result indicated threshold voltage shifted more badly in bending situation no matter under compressive or tensile condition than in plan situation. This phenomenon indicated the mobility under compressive strain with DC bias stress was better than tensile strain with DC bias stress.
    High quality films of n+ microcrystalline-Si:H was directly deposited on glass substrates at 150°C by ICP-CVD without any post-deposition re-crystallization. The crystallinity of n+ nc-Si:H evaluated from Raman spectra is about 91.35% and the grain size is about 20nm with growth rate about 5.33 nm/s. Sheet resistance values of lower than 103 Ω/sq were obtained and the resistivity was about 2.7 Ω•cm. The direct deposition of n+ nc-Si:H at low temperature may deserve more and more attention according to the cost down issue and ability for flexible substrate usage.

    Abstract(Chinese) ...................................................................................................................... I Abstract(English) ...................................................................................................................... II Acknowledgement ................................................................................................................... IV Content ..................................................................................................................................... V Figure Captions ..................................................................................................................... VII Table Captions .......................................................................................................................... X Chapter 1 Introduction: .........................................................................................................1 Chapter 2 Literature review: ..................................................................................................9 2-1. Stability of the thin-film transistors ....................……………………………………..11 2-2. Review of studies on poly-TFT under DC stress……… ....................................…….13 Chapter 3 LTPS on metal foil substrate: … ....................................................................…17 3-1. Introduction......................... ……… .................................….......................................17 3-2. Experimental procedures……… ..................................................................................21 3-2-1. Fabrication process of poly-Si on metal foil .........................................................21 3-2-2. Methods of Device Parameter Extraction .............................................................24 3-2-2-1. Determination of the Threshold Voltage (Vth) ..............................................24 3-2-2-2. Determination of the Subthreshold Swing (S.S) ............................................24 3-2-2-3. Determination of the field-effect mobility μFE ..............................................24 3-2-2-4. Determination of the trap density Nt ..............................................................26 3-2-2-5. Determination of the parasitic series resistance Rpa .......................................28 3-2-2-6. Determination of the strain of the surface ......................................................29 3-2-3 Experiment Procedures of P-type poly-Si on metal foil ........................................30 3-2-3-1. Bending performance of p-type poly-Si on metal foil ...................................30 3-2-3-2. Electronic property variation under bending Status .......................................31 3-2-3-3. DC stress under bending status. .....................................................................31 3-3. Result and discussion……………………………………………................................32 3-3-1. Bending Performance of P-type Poly-Si on Metal Foil………………………….32 3-3-2. Density of States and trap density Extraction……………………………………33 3-3-3. The TFTs Charaterization under Mechanical Strain……………..…………...…34 3-3-3-1. Electrical Property Variation under Different Bending Status……………...34 3-3-3-2. Analysis of Activation Energy and trap density Extraction………………...35 3-3-3-3. Analysis of Parasitical Series Resistance Extraction……………………….37 3-3-4. Reliability Analysis of poly-Si TFT under Bending Condition………….……...41 3-3-4-1. Gate DC Bias Stress Reliability Investigations…………………………….41 3-3-4-2. Comparison of Electrical Property under Different Condition………….….42 Chapter 4 Conclusions: … ……………………………………………………………..…69 References…………………………………………………………………………….……...71 Apendix Directly deposition of microcrystalline Silicon by ICD-CVD: … ...................….76 A. Introduction......................... ……… ....................................….......................................76 B. Literature review................... ……… ..................................….......................................77 i.Directly depostion of nanocrycryslline Silincon ...........................................................77 ii. Description of the HVCVD .........................................................................................79 iii. Stability of the nc-Si:H TFTs .....................................................................................80 iv. Modelling of nc-Si:H TFTs ........................................................................................81 C. Experimental procedures……… .....................................................................................82 i. Fabrication of nc-Si:H TFTs ………………..………..................................................82 ii. Simplified sample................. …………………..………............................................84 iii. Channel passivation(CHP) sample…………………………..……….......................85 iv. Process parameters………………………………….………..……….......................85 C. Result and discussion……………………………..……………….................................88 i. Electrical characterisation of the nc-Si:H TFTs............................................................88 ii. Stability of the nc-Si:H TFTs.......................................................................................91 Appendix reference: .............................................................................................................106

    Chapter1:
    [1.1] A. T. Voutsas, IEEE Trans. Electron Devices 50, 1494 _2003_.
    [1.2] P. Migliorato, C. Reita, G. Tallarida, M. Quinn and G. Fortunato, Solid-State-Electronics, Vol. 38, No. 12, pp.2075-2079, 1995.
    [1.3] M. Hack, I-W. Wu, T. J. King and A. G. Lewis, IEDM Tech. Dig., Vol. 93, pp. 385-388, December 1993.
    [1.4] K. Ono, T. Aoyama, N. Konishi, and K. Miyata, IEEE Trans. Electron Devices, Vol. 39, No. 4, pp. 792-802, April 1992.
    [1.5] A. Rodriguez, E. G. Moreno, H. Pattyn, J. F. Nijs, and R. P. Mertens, IEEE Trans. Electron Devices, Vol. 40, No. 5, pp.938-943, May 1993.
    [1.6] K. Y. Choi and M. K. Han, IEEE Electron Device Lett., Vol. 17, No. 12, pp. 566-568, December 1996.
    [1.7] T. I. Kamins and Marcoux, IEEE Electron Devices Lett., Vol. EDL-1, No. 8, pp. 159-161, August 1980.
    [1.8] B. A. Khan and R. Pandya, IEEE Trans. Electron Devices, Vol. 37, No. 7, pp.1727-1734, July 1990.
    [1.9] K. Baert, H. Murai, K. Kobayashi, H. Namizaki, and M. Nunoshita, Jpn. J. Appl. Phys., Vol. 32, No. 6A, pp. 2601-2606, June 1993.
    [1.10] S. D. Theiss and S. Wagner, IEEE Electron Device Lett. 17, 264 (1996)
    [1.11] Eugene Y. Ma and S. Wagner, Appl. Phys. Lett. 74, 2661(1999).
    [1.12] Y. Chen, J. Au, P. Kazlas, A. Ritenour, H. Gates and J. Goodman, The Int. Electron Devices Meet. 2002, 389.
    [1.13] E. Y. Ma, S. D. Theiss. M. H. Lu, C. C. Wu, J. C. Sturm and S. Wagner, The Int. Electron Devices Meet. 1997, 535.
    [1.14] T. Serikawa, and F. Omata , IEEE Electron Device Lett., 20, 574 (1999)
    [1.15] M. Wu, X. Z. Bo, J. C. Sturm and S. Wagner, IEEE Trans. Electron Devices 49, 1993 (2002).
    [1.16] T. Afentakis, M. K. Hatalis, A. T. Voutsas and J. W. Hartzell, Mater. Res. Soc. Symp. Proc. 769, H2.5.1 (2003).
    [1.17] H. Gleskova, S. Wagner, W. Soboyejo, and Z. Suo, J. Appl. Phys. 92, 6224 _2002_.
    [1.18] S. H. Won, J. K. Chung, C. B. Lee, H. C. Nam, J. H. Hur, and J. Jang, J. Electrochem. Soc. 151, G167 _2004.
    [1.19] François Templier , Bernard Aventurier, Patrick Demars, Jean-Louis Botrel, Patrick Martin. Thin Solid Films 515 (2007) 7428–7432
    [1.20] S. H. Won, J. K. Chung, C. B. Lee, H. C. Nam, J. H. Hur, and J. Jang, J. Electrochem. Soc. 151, G167 _2004.
    Chapter2:
    [2.1] P. G. LeComber, W. E. Spear, and A. Ghaith, Electron. Lett., vol. 15, pp. 179-81, 1979.
    [2.2] B. C. Easton, J. A. Chapman, O. F. Hill, and M. J. Powell, Vacuum, vol. 34, pp. 3-4, 1984.
    [2.3] R. A. Street, Hydrogenated Amorphous Silicon. Cambridge: Cambridge University Press, 1991.
    [2.4] J. Kanicki, Amorphous and Microcrystalline Semiconductor Devices. Norwood, MA: Artech House, 1991.
    [2.5] J. B. Boyce and P. Mei, in Technology and Applications of Amorphous Silicon, R. A. Street, Ed. Berlin Heidelberg: Springer, 2000, pp. 94-143.

    [2.6] R. B. Bergmann,"Crystalline Si thin film solar cells: a review", Appl. Phys. A, vol. 69, pp. 187-94, 1999.
    [2.7] R. Butte, S. Vignoli, M. Meaudre, R. Meaudre, O. Marty, L. Saviot, and P. Roca i Cabarrocas, J. Non-Cryst. Solids, vol. 266-269, pp. 263-8, 2000.
    [2.8] P. R. Cabarrocas, J. of Non Cryst. Solids, vol. oooooo, pp. 31-7, 2000.
    [2.9] A. Fontcuberta i Morral and P. Roca i Cabarrocas, Thin Solid Films, vol. 383, pp. 161-4, 2001.
    [2.10] R. E. I. Schropp, Thin Solid Films, vol. 395, pp. 17-24, 2001.
    [2.11] D. L. Staeber and C. R. Wronski, Appl. Phys. Lett., vol. 31, pp. 292-4, 1977.
    [2.12] M. J. Powell, C. van Berkel, A. R. Franklin, S. C. Deane, and W. I. Milne, Phys. Rev. B, vol. 45, pp. 4160-70, 1992.
    [2.13] M. Fonrodona, D. Soler, J. M. Asensi, J. Bertomeu, and J. Andreu, J. Non-Cryst. Solids, vol. 299-302, pp. 14-9, 2002.

    Chapter3:
    [3.1] M. J. Powell, Appl. Phys. Lett., 43, 597 _1983.
    [3.2] A. R. Hepbum, J. M. Marshall, C. Main, M. J. Powell, and C. van Berkel, Phys.Rev. Lett., 56, 2215 _1986.
    [3.3] S. Grego, J. Lewis, E. Vick and D. Temple, Thin Solid Film, 151, 4745(2007)
    [3.4] P. Migliorato, C. Reita, G. Tallarida, M. Quinn and G. Fortunato, Solid-State-Electronics, Vol. 38, No. 12, pp.2075-2079, 1995.
    [3.5] R. E. Proano, R. S. Misage, D. G. Ast, “Development and Electrical Properties of Undoped Polycrystalline Silicon Thin-Film Transistors,” IEEE Electron Device Lett. Vol. 36. No. 9. pp. 1915-1922, Sept. 1989.
    [3.6] C. J. Drury, C. M. J. Mutsaers, C. M. Hart, M. Matters, and D.M. d. Leeuw. Lowcost all polymer integrated circuits. Appl Phys Lett 73:108-110,1998
    [3.7] G. H. Gelinck, T. C. T. Geuns, and D. M. d. Leeuw. High-performance all-polymer integrated circuits. Appl Phys Lett 77:1487-1489,2000
    [3.8] K. Y. Chan, E. Bunte, H. Stiebig, and D. Knipp, Materials Research SocietySymposia Proceedings _Materials Research Society, Pittsburgh,2007_, Vol. 989, p. 0989-A11-03.
    [3.9] Y. -J. Yang, W. S. Ho, C.-F. Huang, S. T. Chang and C.W. Liu, Appl. Phys. Lett. 91, 102103(2007).
    [3.10] F. Templier, B. Aventurier, P. Demars, J.L. Botrel and P. Martin, Thin Solid Film, 515, 7428(2007)
    [3.11] S. W. Won, J. K Cheng, C. B. Lee and Jin Jang, J. Electro. Soc. 151, G167(2004).
    [3.12] S.W. Won, C. B. Lee, J. H. Hur and J. Jang, J. Kor. Phys. Soc. 42, S685(2003).
    [3.13]H. Gleskova, S. Wagner, Appl. Phys. Lett. 75, 3011(1999).
    [3.14] F. Templier, B. Aventurier, P. Demars, J.L. Botrel and P. Martin, Thin Solid Film, 515, 7428(2007).
    [3.15] H. Gleskova, S. Wagner, W. Soboyejo and Z. Suo, J. Appl. Phys.,92, 6224(2002).
    [3.16]Y. Kuo, Thin Film Transistors Materials and Processes Volume 1, 135(2004).
    [3.17] H.-C. Linl, K.-L. YehM.-H. Lee, Y.-C. Sui, IEDM 04
    [3.18] P. C. Kuo, J. R. Abbas and M. Hatalis, Appl. Phys. Lett. 91, 243507(2007).
    [3.19] Y. J. Yang, W. S. Ho, C. F. Huang, S. T. Chang and C.W. Liu, Appl. Phys. Lett. 91, 102103(2007).
    [3.20] T. Komoda et al., IEDM Tech. Dig., 2004.
    [3.21] S. E. Thompson et al., IEEE Trans. Electron Devices, v.51, p.1790, 2004.
    [3.22] K. Rim et al., IEEE Trans. Electron Devices, v47, p.1406, 2000.
    [3.23] K. Rim et al., IEDM Tech. Dig., p.517,1995.
    [3.24] T. Tezuka et al., IEDM Tech. Dig., p.946,2001.
    [3.25] H. Irie et al., IEDM Tech. Dig., p.225, 2004.
    [3.26] F. M. Bufler et al., IEEE Trans. Electron Devices, v50, p.278, 2003.
    [3.27] Z. Ren., P. M. Solomon, M. Yang, and K. Rim JAP V94, Number2, 2004
    [3.28] M.V. Fischetti el 01.. JAP 94(2003)1079
    [3.29] M. V. Fischettia., Z. Ren, P. M. Solomon, M. Yang, and K. Rim, JAP V94, Number2, 2003

    無法下載圖示 全文公開日期 本全文未授權公開 (校內網路)
    全文公開日期 本全文未授權公開 (校外網路)

    QR CODE