新的靜態影像壓縮標準，JPEG 2000 Part 1，在西元兩千年成為國際標準。而在西元兩千年八月標準尚在訂定的同時，我們以當時於西元兩千年三月份最新發表的JPEG 2000規格，嘗試著以硬體方式來實現此標準。
JPEG 2000標準包含了三項主要演算法，有Arithmetic Coding、Coefficient Bit Modeling及小波轉換（Discrete Wavelet Transform）。我們提出JPEG2000解壓縮硬體架購並實作成可合成的電路。

我們利用Compass Cell Library，以及台積電的0.35 μm CMOS製程來實作，最快工作頻率達40 MHz。

We proposed an architecture for the front-end part of a JPEG2000 image decoder including marker handler, arithmetic decoder and coefficient bit modeling module. The whole JPEG2000 decoder system is made up of the proposed architecture, an IDWT block and an RGB-to-BMP format converter. We have completed the RTL design and verified its functional correctness with gate-level simulation. The circuit has been synthesized targeting toward a 0.35 μm CMOS cell library. Its area is 24,700 gates and speed is 40 MHz.

[1] M. Charrier, D. S. Cruz and M. Larsson, “JPEG2000, the Next Millennium Compression Standard for Still Images,” ICMCS, Vol. 1, pp. 131-132, 1999.
[2] ISO/IEC FCD15444-1: 2000, V1.0, http://www.jpeg.org.
[3] J. Rissanen and G. G. Langdon, “Arithmetic coding,'' IBM Journal of Research Development, Vol. 23, No. 2, pp. 149-162, 1979.
[4] M. Boliek, J. S. Houchin and G. Wu, “JPEG 2000 Next Generation Image Compression System Features and Syntax,” Image Processing, Vol. 2, pp. 45–48, 2001.
[5] JJ2000, “JJ2000 Tutorial,” http://jj2000.epfl.ch/jj_tutorials/index.html.
[6] W. B. Pennebaker, J. L. Mitchel, G. G. Langdon and R.B. Arps, “An Overview of the Basic Principles of the Q-Coder,” IBM Journal of Research and Development, Vol. 32, No. 6, pp. 717-726, 1988.
[7] ISO/IEC FCD14492, http://www.jpeg.org/public/jbigpt2.htm.
[8] C. Christopoulos, A. Skodras and T. Ebrahimi, “The JPEG2000 Still Image Coding System: An Overview,” IEEE Transactions on Consumer Electronics, Vol. 46, No. 4, pp. 1103-1127, 2000.
[9] M. W. Marcellin, M. J. Gormish, A. Bilgin and M. P. Boliek, “An Overview of JPEG-2000,” Data Compression Conference, pp. 523-541, 2000.
[10] I. H. Witten, R. M. Neal and J. G. Cleary, “Arithmetic Coding For Data Compression,” Communications of the ACM, Vol. 30, No. 6, pp. 520-540, 1987.
[11] M. Peon, R. R. Osorio and J. D. Bruguera, “A VLSI Implementation of an Architecture Coder for Image Compression,” Proceedings of the 23rd EUROMICRO Conference, pp. 591-598, 1997.
[12] M. Boo, J. D. Bruguera and T. Lang, “A VLSI Architecture for Arithmetic Coding of Multilevel Images,” IEEE Transactions on Circuits and Systems, Vol. 45, No. 1, pp. 163-168, 1998.
[13] R. R. Osorio and J. D. Bruguera, “New Arithmetic Coder/Decoder Architectures Based On Pipelining,” IEEE International Conference Application Specific Array Processors, ASAP’97, Zurich Switzerland, pp. 106-115, 1997.
[14] B. Fu and K. K. Parhi, “Generalized Multiplication-Free Arithmetic Codes,” IEEE Transactions on Communications, Vol. 45, No. 5, pp. 497-501, 1997.
[15] K. F. Chen, C. J. Lian, H. H. Chen and L. G. Chen, “Analysis and Architecture Design of EBCOT for JPEG-2000,” IEEE International Symposion on Circuits and Systems, Vol. 2, pp. 765-768, 2001.
[16] “Image Power Developing Ultra High Speed Blackbird JPEG2000 Core,” http://biz.yahoo.com/bw/010418/0293.html.
[17] D. A. Huffman, “A Method for the Construction of Minimum-Redundancy Codes,” Proceedings of the Institute of Radio Engineering, Vol. 40, No. 9, pp. 1098-1101, 1952.
[18] C. Christpoulos, MediaLab and Ericsson Research, “JPEG2000 Verification Model 7.0 (Technical Description),” http://www.jpeg.org.