在第三代行動通訊(3rd Generation Partnership Project，3GPP)中，渦輪碼被使用在資料的編碼上，因為資料的傳輸需要較好的錯誤更正能力。在下一代系統中，隨著渦輪解碼器(turbo decoder)的使用率增加，使得最大事後機率(Maximum A-Posteriori，MAP)解碼器的解碼速度也越來越重要。因此，此論文的重心在設計一個高吞吐量(high throughput)的渦輪解碼器中的最大事後機率解碼器。我們提出一個radix-16最大事後機率演算法來降低解碼週期和一個補償項(modify term)的方法來改善解碼的性能。然後，我們又提出一個分離式比較選擇器(separate-Comparator Selector，separate-CS)架構可以同時處理十六個輸入來降低運算時間和一個用於交錯器(interleaver)記憶體的切段跳序排列(cut-bank-jump-permute)法來解決大部分的記憶體相撞(memory collision)問題。最後，我們將其解碼器做成晶片。此解碼器的吞吐量為393Mb/s且優於部分參考文獻結果。此外，我們提出來的解碼器還可以結合其他技術在同樣的性能上將吞吐量更加的提高。

For the 3rd Generation Partnership Project(3GPP) specification, the turbo code is applied
in the transmitted data because the data needs a better error correction capability.
With the increase of the utilization of the turbo decoder in the next generation system,
decoding speed for the MAP decoder has become more and more critical. Hence, the
target of this thesis is to design a high throughput MAP decoder for the turbo decoder.
We propose a radix-16 MAP algorithm to reduce the decoding cycle, and a modified
term method to improve the decoding performance. Then, we propose a separate-CS
architecture which can operate sixteen inputs simultaneously to reduce the latency of
the MAP decoder, and a cut-bank-jump-permute method for the interleaver memory
to solve the collision problem. Finally, we implement the proposed high-radix modified
log-MAP decoder. The throughput of the proposed decoder is 393Mb/s which is better
than some references. Moreover, the proposed decoder can combine the other techniques
even to increase the throughput in the same performance.

[1] ”3rd Generation Partnership Project; Technical Specification Group Radio Access
Network; Evolved Universal Terrestrial Radio Access (E-UTRA); Multiplexing and
channel coding (Release 8)”. http://www.3gpp.org/ftp/Specs/latest/Rel-8/, page
TS 36.212 V8.0.0, Sept. 2007.
[2] J. Hagenauer and P. Hoeher. ”A Viterbi algorithm with soft-decision outputs and
its applications”. in Proc. IEEE GLOBECOM, Dallas, TX, pages 47.1.1–47.1.7,
1989.
[3] F. Jelinek L. R. Bahl, J. Cocke and J. Raviv. ”Optimal decoding of linear codes for
minimizing symbol error rate”. IEEE Trans. Inform. Theory, IT-20:284–287, 1974.
[4] A. Glavieux C. Berrou and P. Thitimajshima. ”Near Shannon limit error-correcting
coding: Turbo codes”. in Proc. IEEE Int. Conf. Commun., Geneva, Switzerland,
pages 1064–1070, 1993.
[5] Jason P. Woodard and Lajos Hanzo. ”Comparative Study of Turbo Decoding
Techniques: An Overview”. IEEE TRANSACTIONS ON VEHICULAR TECH-
NOLOGY, 49(6):2208–2233, NOVEMBER 2000.
[6] Andrew J. Viterbi. ”An Intuitive Justification and a Simplified Implementation of
the MAP Decoder for Convolutional Codes”. IEEE JOURNAL ON SELECTED
AREAS IN COMMUNICATIONS, 16(2):260–264, FEBRUARY 1998.
[7] Yuping Zhang and Keshab K. Parhi. ”PARALLEL TURBO DECODING”. Circuits
and Systems, 2004. ISCAS ’04. Proceedings of the 2004 International Symposium
on, 2:II–509–II–512, May 2004.
[8] Paul Fortier Zhiyong He and Sebastien Roy. ”Highly-Parallel Decoding Architectures
for Convolutional Turbo Codes”. IEEE TRANSACTIONS ON VERY
LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 14(10):1147–1151, OCTOBER
2006.
[9] IEEE Naresh R. Shanbhag Senior Member IEEE Seok-Jun Lee, Member and IEEE
Andrew C. Singer, Member. ”A 285-MHz Pipelined MAP Decoder in 0.18-um
CMOS”. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 40(8):1718–1725, AUGUST
2005.
[10] C. Thomas D. Garret M. Bickerstaff, L. Davis and C. Nicol. ”A 24Mb/s radix-4
LogMAP Turbo decoder for 3 GPP-HSDPA mobile wireless”. in IEEE ISSCC Dig.
Tech. Papers, pages 150–151, 2003.
[11] IEEE Naresh R. Shanbhag Senior Member IEEE Seok-Jun Lee, Member and IEEE
Andrew C. Singer, Senior Member. ”Area-Efficient High-Throughput MAP Decoder
Architectures”. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRA-
TION (VLSI) SYSTEMS, 13(8):921–933, AUGUST 2005.
[12] Chih-Lung Chen Chien-Ching Lin Cheng-Hao Tang, Cheng-Chi Wong and Hsie-
Chia Chang. ”A 952MS/s Max-Log MAP Decoder Chip using Radix-4x4 ACS
Architecture”. Solid-State Circuits Conference, 2006. ASSCC 2006. IEEE Asian,
pages 79–82, Nov 2006.
[13] Zhongfeng Wang. ”High-Speed Recursion Architectures for MAP-Based Turbo
Decoders”. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION
(VLSI) SYSTEMS, 15(4):470–474, APRIL 2007.
[14] Hiroshi Suzuki ZhongfengWang and Keshab K. Parhi. ”VLSI implementation issues
of turbo decoder design for wireless applications”. Proc. IEEE Signal Processing
Systems (SiPS): Design and Implementation, pages 503–512, Oct. 1999.
[15] M. Bickerstaff. ”A Unified Turbo/Viterbi Channel Decoder for 3GPP Mobile Wireless
in 0.18 mm CMOS”. IEEE J. Solid-State Circuits, 37(11):1555–64, Nov 2002.
[16] Linda M. Davis Thomas Prokop-Ben Widdup Gongyu Zhou David Garrett
Charles Thomas, Mark A. Bickerstaff and Chris Nicol. ”Integrated Circuits for
Channel Coding in 3G Cellular Mobile Wireless Systems”. IEEE Communications
Magazine, pages 150–159, AUg 2003.
[17] M. C. Shin and I. C. Park. ”A programmable turbo decoder for multiple 3G wireless
standards”. Solid-State Circuits Conference. Digest of Technical Papers. ISSCC.
IEEE International, 1:154–484, Feb 2003.
[18] Pei-Ling Shen Kai Huang, Fan-Min Li and An-Yeu Wu. ”VLSI design of dualmode
Viterbi/turbo decoder for 3GPP”. Circuits and Systems, 2004. ISCAS ’04.
Proceedings of the 2004 International Symposium on, pages 23–26, May 2004.
[19] Y.-H.-Hsie-Chia Chang Chen-Yi Lee Chien-Ching Lin, Shih. ”A low power
turbo/Viterbi decoder for 3GPP2 applications”. Very Large Scale Integration Sys-
tems, IEEE Transactions on, 14:426–430, APRIL 2006.
[20] Y. Lin et al. ”Design and implementation of turbo decoders for software defined radio”.
In IEEE Workshop on Signal Processing Design and Implementation (SIPS),
pages 20–27, OCT 2006.
[21] P. Ituero and M. Lopez-Vallejo. ”New schemes in clustered vliw processors applied
to turbo decoding”. In Proc. Int. Conf. on Application-specific Syst., Architectures
and Processors (ASAP), pages 291–296, Sep 2006.
[22] Li Fan-Min. ”Algorithm and VLSI Architecture of Unified FEC Decoder Designs”.
National Taiwan University, June 2007.
[23] W. R. Davis E. Yeo, S. A. Augsburger and B. Nikolic. ”A 500-Mb/s soft-output
Viterbi decoder”. in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech.
Papers, 38:1234–1241, Jul 2003.
[24] Fan Ye Cheng Zhang, Xuejing Wang and Junyan Ren. ”A 400Mb/s Radix-4 MAP
Decoder with Fast Recursion Architecture”. Advanced Communication Technology,
pages 17–20, Feb 2008.
[25] Norbert Wehn Matthias Alles, Timo Vogt. ”FlexiChaP: A Reconfigurable ASIP
for Convolutional, Turbo, and LDPC Code Decoding”. Turbo Codes and Related
Topics, 2008 5th International Symposium on, pages 84–89, Sept 2008.
[26] Norbert Wehn Timo Vogt. ”A Reconfigurable Application Specific Instruction Set
Processor for Convolutional and Turbo Decoding in a SDR Environment”. Design,
Automation and Test in Europe, 2008. DATE ’08, pages 38–43, March 2008.
[27] IEEE Amer Baghdadi Olivier Muller, Member and IEEE Michel Jezequel, Member.
”From Parallelism Levels to a Multi-ASIP Architecture for Turbo Decoding”.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI)
SYSTEMS,, 17(1):92–102, JANUARY 2009.