作業系統模型已被廣泛用來減輕在系統層級針對有作業系統環境下做軟體模擬。然而，針對搶先排程而言，目前作業系統模型仍無法同時維持模擬速度及準確度。這篇論文提出了一種資料相依性導向模型。藉由保證共享變數之存取順序，進而正確的維持住模擬結果。同時，該方法相較於傳統上時脈準確模型可大量地減少模擬所需耗費時間，因此可達到快速模擬，經由我們的實驗結果，模擬速度可達到42到233每秒百萬指令數，相當於時脈準確模型速度的114倍。

Operating system (OS) models are widely used to alleviate the overwhelmed complexity of running system-level simulation of software applications on specific OS implementation. Nevertheless, current OS modeling approaches are unable to maintain both simulation speed and accuracy when dealing with preemptive scheduling. This paper proposes a Data-dependency-Oriented Modeling (DOM) approach. By guaranteeing the order of shared variable accesses, accurate simulation results are obtained. Meanwhile, the simulation effort of our approach is considerably less than that of the conventional Cycle-Accurate (CA) modeling approach, thereby leading to high simulation speed, 42 to 223 million instructions per second (MIPS) or 114 times faster, than CA modeling as supported by our experimental results.

[1] M. Rosenblum, S. Herrod, E. Witchel, and A. Gupta, "Complete Computer System Simulation: The SimOS Approach", IEEE Parallel and Distributed Technology: Systems and Applications, 3(4): pp. 34–43, 1995.
[2] P. Magnusson, M. Christensson, J. Eskilson, D. Forsgren, G. Hallberg, J. Högberg, F. Larsson, A. Moestedt, B. Werner, "Simics: A Full System Simulation Platform", IEEE Computer, 35(2): pp. 50-58, 2002.
[3] T. Austin, E. Larson, D. Ernst, "SimpleScalar: An Infrastructure for Computer system Modeling", IEEE Computer, 35(2): pp. 59-67, 2002.
[4] F. Bellard, "QEMU, a fast and portable dynamic translator", In ATEC: Proceedings of the annual conference on USENIX Annual Technical Conference, pp. 41-41, 2005.
[5] A. Gerstlauer, H. Yu, D. Gajski, "RTOS Modeling for System Level Design", In DATE: Proceedings of the conference on Design, Automation and Test in Europe, pp. 130-135, 2003.
[6] R. Moigne, O. Pasquier, and J. Calvez, "A Generic RTOS Model for Real-time Systems Simulation with SystemC", In DATE: Proceedings of the conference on Design, Automation and Test in Europe, pp. 82-87, 2004.
[7] I. Bacivarov, S. Yoo, and A. Jerraya, "Timed HW-SW Cosimulation Using Native Execution of OS and Application SW", In HLDVT: Proceedings of the Workshop on High Level Design Validation and Test, pp. 51-56, 2002.
[8] S. Yoo, G. Nicolescu, L. Gauthier, A. Jerraya, "Automatic generation of Fast Timed Simulation Models for Operating Systems in SoC Design", In DATE: Proceedings of the conference on Design, Automation and Test in Europe, pp. 620-627, 2002.
[9] G. Schirner, R. Dömer, "Introducing preemptive scheduling in abstract RTOS models using result oriented modeling", In DATE: Proceedings of the conference on Design, Automation and Test in Europe, pp. 122-127, 2008.
[10] Y. Yi, D. Kim, S. Ha, "Virtual synchronization technique with OS modeling for fast and time-accurate cosimulation", In CODES+ISSS: Proceedings of the conference on Hardware/software Codesign and System Synthesis, pp. 1-6, 2003.
[11] M. Wu, C. Fu, P. Wang, and R. Tsay, "An Effective Synchronization Approach for Fast and Accurate Multi-core Instruction-set Simulation", In EMSOFT: Proceedings of the conference on Embedded Software, pp. 12–16, 2009.
[12] J. Chen, M. Annavaram, and M. Dubois, "Exploiting Simulation Slack to Improve Parallel Simulation Speed", In ICPP: Proceedings of the International Conference on Parallel Processing, pp. 371-378, 2009.
[13] M. Wu, W. Lee, C. Chuang, and Ren-Song Tsay, "Automatic Generation of Software TLM in Multiple Abstraction Layers for Efficient HW/SW Co-simulation", In DATE: Proceedings of the conference on Design, Automation and Test in Europe, pp. 1177-1182, 2010.
[14] SystemC [online]. Available: http://www.systemc.org/home/.
[15] T. Grötker, "Modeling Software with SystemC 3.0", Synopsys Inc, European SystemC Users Group Presentations, 2002.
[16] Y. Hwang, S. Abdi, D. Gajski, "Cycle-approximate retargetable performance estimation at the transaction level", In DATE: Proceedings of the conference on Design, Automation and Test in Europe, pp. 3-8, 2008.
[17] J. Schnerr, O. Bringmann, A. Viehl, W. Rosenstiel, "High-performance timing simulation of embedded software", In DAC: Proceedings of the conference on Design Automation Conference, pp. 290-295, 2008.
[18] K. Lin, C. Lo, R. Tsay, "Source-level timing annotation for fast and accurate TLM computation model generation", In ASP-DAC: Proceedings of the Asia and South Pacific Design Automation Conference, pp. 235-240, 2010.
[19] S. Woo, M. Ohara, E. Torrie, J. Singh, A. Gupta, "The SPLASH-2 Programs: Characterization and Methodological Considerations", In ISCA: Proceedings of the International Symposium on Computer Architecture, pp. 24-36, 1995.
[20] J. Hennessy and D. Patterson, Computer Architecture: a quantitative approach, 4th ed., 2007.
[21] M. Guthaus, J. Ringenberg, D. Ernst, T. Austin, T. Mudge, R. B. Brown, "MiBench: A free, commercially representative embedded benchmark suite", In WWC-4: Proceedings of the Workshop on Workload Characterization, pp.3-14, 2001.