應用於無線通訊之閉迴路二進制頻移鍵控調變射頻發射器

簡易檢索 / 詳目顯示

回結果列表

研究生：	藍偉庭 Wei-Ting Lan
論文名稱：	應用於無線通訊之閉迴路二進制頻移鍵控調變射頻發射器 A Closed-Loop Binary Frequency-Shift-Keying RF Transmitter for Wireless Applications
指導教授：	柏振球 Jenn-Chyou Bor
口試委員:
學位類別：	碩士 Master
系所名稱：	電機資訊學院 - 電機工程學系 Department of Electrical Engineering
論文出版年：	2008
畢業學年度：	96
語文別：	英文
論文頁數：	114
中文關鍵詞：	頻移鍵控、射頻發射器、數位控制振盪器、鎖相迴路
外文關鍵詞：	FSK, RF Transmitter, DCO, PLL
相關次數：	點閱：3 下載：0
分享至:	分享至facebook 分享至twitter

查詢本校圖書館目錄查詢臺灣博碩士論文知識加值系統勘誤回報

本篇論文的主題為設計一個完全數位控制之二進制頻移鍵控調變的射頻發射器電路，並且適用於頻率範圍落在2.4-GHz下之無線通訊傳輸應用產品上。有別於以往傳統經由類比的電壓訊號來控制振盪頻率的振盪器電路，改採用一個帶有三級之切換式電容陣列的數位式振盪頻率控制振盪器電路作為這個二進制頻移鍵控調變射頻發射器系統的主要核心部分。在此頻移鍵控調變射頻發射器電路系統中，有兩組數位控制的回授迴路系統來控制數位式頻率控制振盪器的輸出頻率，以實現二進制頻移鍵控調變的數位通訊傳送。在作二進制數位資料調變傳送之前，代表邏輯0與邏輯1的輸出頻率所需要的數位控制振盪器頻率控制碼由一組使用二元搜尋演算法的數位控制迴路來產生並儲存起來。在二進制數位資料作頻移鍵控調變並傳輸時，另一個數位控制的相位鎖定控制迴路啟動，以將因為長時間的操作之下導致的輸出頻率偏移量消除。整個發射器電路系統經過模擬後利用台灣積體電路公司的互補式金屬-氧化層-半導體0.18微米混合訊號製程來實現，整個晶片的面積大小為1.1 × 1.1平方微米。根據模擬後的結果，射頻發射器輸出的頻率範圍大約落在2.36 ~ 2.59 GHz之間，而相位雜訊的部分在偏離中心的載波頻率500 kHz位移處約在-110 dBc/Hz的雜訊程度附近。另外，在250-kHz的資料傳輸速率下，輸出的頻率平均誤差可小於100-kHz。整體功率消耗在1.8 V的電壓供應下約為13 mW。

This thesis presents the design of a fully digital controlled binary frequency-shift- keying (BFSK) RF transmitter for 2.4 GHz wireless applications. Instead of traditional voltage controlled oscillator (VCO), a digitally controlled oscillator (DCO) with three switched-capacitor arrays adopts as a core of this RF transmitter. There are two digital feedback loops to control the DCO to perform the BFSK transmission. Before data transmitting, the DCO codes for both logic-1 and logic-0 frequencies are generated and stored by a binary-searching digital calibration loop. When data modulating and transmitting, another digital phase-locked loop (PLL) is enabled to cancel the frequency shift induces by long-time operation. The designed transmitter is implemented in TSMC 0.18 μm CMOS process, and the chip area is 1.1 × 1.1 mm2. According to the simulation results, the frequency tuning range is around 2.36 ~ 2.59 GHz. The phase noise is about -110 dBc/Hz at 500 kHz offset frequency. For 250-kHz data-rate transmission, the frequency error is less than 100 kHz. The total power consumption is around 13 mW under 1.8 V power supply.

Chapter 1    Introduction                                            1
1  Background     1
2  Motivation     2
3  Thesis Organization     5

Chapter 2    Closed-Loop BFSK Transmitter Architecture            8
1  Introduction     8
2  BFSK Transmitter Design Specification     9
2.1  Output Frequency Range and Resolution     9
2.2  Frequency Accuracy    11
2.3  Phase Noise    12
2.4  Loop Bandwidth and Stability    13
3  Proposed BFSK Transmitter Architecture    14
3.1  Digitally Controlled Oscillator    15
3.2  Gated Edge Counter    17
3.3  Digital Frequency and Phase Control Loops    18
4  Transmitter Design Concepts    19
4.1  Frequency Generation for Transmitted Data    19
4.2  Frequency Calibration for Long-Time Shift    21
4.3  Transmitter Timing Control    22
5  Summary    24

Chapter 3    DCO and Edge Counter Design                          25
1  Digitally Controlled LC Oscillator    25
1.1  Fundamentals of LC Oscillator for RF Applications    25
1.2  Negative Resistance Circuit    34
1.3  Switched-Capacitor Array    37
1.4  Spiral Inductor    47
1.5  Output Buffer    50
1.6  Biased Circuit    51
1.7  Simulation Results    52
2  Gated Edge Counter    56
2.1  Input Pre-Amplifier    57
2.2  Current Mode Logic AND Gate    58
2.3  Current Mode Logic D Flip-Flop with Asynchronous Reset    59
2.4  Rail-to-Rail Output Buffers and Biased Circuit    60
2.5  Cell-Based Edge Counter    62
2.6  Simulation Results    63
3  Summary    65

Chapter 4    Digital Frequency and Phase Control Loop Design    66
1  Frequency Control Loop    66
1.1  Digital Frequency Detection    66
1.2  Binary Searching Mechanism    67
2  Phase Control Loop    71
2.1  Digital Phase Detector    71
2.2  Digital Loop Filter    74
3  Summary    84

Chapter 5     Transmitter Implementation and Measurement
Results                                                 86
1  Open-Loop BFSK Transmitter    86
1.1  Mixed-Mode and Post Simulation    87
1.2  Measurement Results    93
1.3  Measurement Discussion    104
2  Closed-Loop BFSK Transmitter    106
2.1  Mixed-Mode and Post Simulation    107
2.2  Measurement Setup    111
3  Summary    112

Chapter 6    Conclusion and Future Work                         113
1  Conclusion    113
2  Future Work    114

                                

[1] R. B. Staszewski, D. Leipold, C.-M. Hung, and P. T. Balsara, “A first digitally controlled oscillator in a deep-submicron CMOS process for multi-GHz wireless applications,” in Proc. 2003 IEEE RFIC Symp., sec. MO4B-2, June 2003, pp. 81-84.

[2] R. B. Staszewski, C.-M. Hung, N. Barton, M.-C. Lee, and D. Leipold, “A Digitally Controlled Oscillator in a 90 nm Digital CMOS process for Mobile Phones,” IEEE Journal of Solid-State Circuits, vol. 40, no. 11, pp. 2203-2211, Nov. 2005.

[3] R. B. Staszewski, D. Leipold, K. Muhammad, and P. T. Balsara, “Digitally controlled oscillator (DCO)-based architecture for RF frequency synthesis in a deep-submicrometer CMOS process,” IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 50, no. 11, pp. 815-828, Nov. 2003.

[4] R. B. Staszewski, K. Muhammad, D. Leipold, et al, “All-digital TX frequency synthesizer and discrete-time receiver for Bluetooth radio in 130-nm CMOS,” IEEE Journal of Solid-State Circuits, vol. 39, iss. 12, pp. 2278-2291, Dec. 2004.

[5] R. B. Staszewski, J. Wallberg, and S. Rezeq et al., “All-digital PLL and transmitter for mobile phones,” IEEE Journal of Solid-State Circuits, vol. 40, no. 12, pp. 2469-2482, Dec. 2005.

[6] B. Staszewski, C.-M. Hung, K. Maggio, J. Walberg, D. Leipold, and P. Balsara, “All-digital phase-domain TX frequency synthesizer for Bluetooth radios in 0.13 μm CMOS,” in Proc. IEEE Solid-State Circuits Conf., Feb. 2004, pp. 272-273.

[7] R. B. Staszewski, J. Wallberg, S. Rezeq, C.-M. Hung, O. Eliezer, S. Vemulapalli, C. Fernando, K. Maggio, R. Staszewski, N. Barton, M.-C. Lee, P. Cruise, M. Entezari, K. Muhammad, and D. Leipold, “All-digital PLL and GSM/EDGE transmitter in 90 nm CMOS,” in Proc. IEEE Solid-State Circuits Conf., Feb. 2005, pp. 316-317.

[8] R. B. Staszewski, D. Leipold, C.-M. Hung, and P. T. Balsara, “TDC-based frequency synthesizer for wireless applications,” in Proc. IEEE RFIC Symp., June 2004, pp. 215-218.

[9] R. B. Staszewski and P. T. Balsara, “Phase-domain all-digital phase-locked loop,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 52, no. 3, pp. 159-163, Mar. 2005.

[10] K. Waheed and R. B. Staszewski, “Time-domain behavioral modeling of a multigigahertz digital RF oscillator using VHDL,” 48th Midwest Symposium on Circuits and Systems, vol. 2, pp. 1669-1672, 7-10 Aug. 2005.

[11] A. Kral, F. Behbahani and A.A. Abidi, “RF-CMOS Oscillator with Switching Tuning,” Custom Integrated Circuit Conference, Proceedings of the IEEE 1998, 11-14, May 1998, pp. 55-558.

[12] C. S. Vaucher, I. Ferencic, M. Locher, S. Sedvallson, U. Voegli, and Z. Wang, “A family of low-power truly modular programmable dividers in standard 0.35μm CMOS technology,” IEEE. Journal of Solid-State Circuits, vol. 35, pp. 1039-1045, July 2000.

[13] A. H. Ismail and M. I. Elmasry, “A lower power design approach for MOS current mode logic,” in Proc. IEEE System-on-Chip Conf. (SOC ’03), pp. 143-146, Sep. 2003.

[14] J. Craninckx and M. Steyaert, “Wireless CMOS Frequency Synthesizer Design,” Kluwer Academic Publishers, Boston, 1998.

[15] B. Razavi, “Challenges in the Design of Frequency Synthesizers for Wireless Applications,” in Proc. of the IEEE 1997 Custom Integrated Circuits Conference, 1997 (CICC ’97), pp. 395-402, May 1997.

[16] R. B. Staszewski, C. Fernand and P. T. Balsara, “Event-Driven Simulation and Modeling of Phase Noise of an RF Oscillator,” IEEE Trans. on Circuits and Systems II, vol. 50, no. 11, pp. 815-828, Nov. 2003

[17] T. C. Weigandt, B. Kim, P. R. Gray, “Analysis of timing jitter in CMOS ring oscillators,” Proc. of IEEE Symp. on Circuits and Systems, vol. 4, pp. 27-30, June 1994.

[18] A. Zanchi, A. Bonfanti, S. Levantino et al., “General SSCR vs. cycle-to-cycle jitter relationship with application to the phase noise in PLL,” Proc. of the IEEE, vol. 8, no. 5, pp. 802-827, May 1995.

[19] J. C. Bor, “PLL Fundamentals,” Slides of Mixed-Mode IC for Wireless Communication, Mar. 2007.

[20] B. Razavi, “RF Microelectronics,” Prentice Hall PTR, Upper Saddle River, NJ, 1998.

[21] A. Hajirniri and T. H. Lee, “A general theory of phase noise in electrical oscillators,” IEEE Journal of Solid-State Circuits, vol. 33, issue 2, pp. 179-194, Feb. 1998.

[22] W. B. Wilson, U.-K. Moon, K. R. Lakshmifumar, and L. Dai, “A CMOS self-calibrating frequency synthesizer,” IEEE Journal of Solid-State Circuits, vol. 35, pp. 1437-1444, Oct. 2000.

[23] M.-W. Shen, C.-Y. Lee and J.-C. Bor, “A 4.0-mW 2-Mbps programmable BFSK transmitter for capsule endoscope applications,” in Proc. of IEEE Asian Solid-State Circuits Conf. 2005 (A-SSCC ’05), pp. 245-248, Nov. 2005.

[24] N. Boom, W. Rens, and J. Crols, “A 5.0mW 0dBm FSK transmitter for 315/433 MHz ISM applications in 0.25μm CMOS,” in Proc. the 29th European Solid-State Circuits Conf. (ESSCIRC ’04), pp. 199-202, Sep. 2004.

全文公開日期本全文未授權公開 (校內網路)
全文公開日期本全文未授權公開 (校外網路)

簡易檢索 / 詳目顯示

相關論文