隨著雲端運算的發展，一些運算能力強的伺服器或小規模平行電腦系統已經無法滿足現今運算能力的需求。越來越多的伺服器被連結在一起形成一個資料中心網路，以滿足運算能力的需求。因此，當建造大型資料中心網路，容錯成為一個相當重要的議題。現今，相當多的研究專注在建造fat-tree拓撲的資料中心網路上。在本篇論文中，我們提出了一個負載平衡的fat-tree架構並實現平均對應的連接模組以提供更高的容錯能力特別是針對較高負載的網路。兩個具備容錯的四埠banyan型連線交換機架構設計在本篇中被提出來進一步地提高fat-tree網路的容錯能力。最後，我們針對fat-tree網路中連線或交換機損壞時的容錯能力進行評估以支持我們的論點，並且在本篇中我們展示了一個可以被應用於建構具備容錯fat-tree網路的四埠banyan型連線交換機晶片。這個四埠banyan型連線交換機晶片被製作在90奈米CMOS製程，此晶片在最高運作速度5.8 Gbps下峰對峰抖動(peak-to-peak jitter) 只有23 ps。

With the growing of cloud computing, the need of computing power no longer can be satisfied with a few powerful servers or small scale parallel computer systems. More and more servers are connected together as a data center network. Then, fault tolerance becomes an import issue when building a massive data center network. Currently, many researches focus on building fat-tree data center networks. In this paper, we propose a load balanced fat-tree architecture with uniform mapping connection patterns to provide higher fault tolerant capability for heavy traffic load networks. Two fault tolerated 4 × 4 banyan type switch designs are introduced to improve the fault tolerant capability of fat-tree networks. Finally, fault tolerant capability evaluations of link or switch faults in fat-tree network are given to support our idea, and a 4 × 4 banyan type switch IC is demonstrated as the commodity switch for building the fault tolerant fat-tree data center networks. The 4 × 4 banyan type switch IC is fabricated in 90 nm CMOS technology, and the maximum operation rate of the IC is 5.8 Gbps with only 23 ps peak-to-peak jitter.

[1] Cisco Data Center Infrastructure 2.5 Design Guide: [On-line]. Available: http://www.cisco.com/application/pdf/en/us/guest/netsol/ns107/c649/ccmigration_09186a008073377d.pdf, Dec. 2007.

[2] M. Al-Fares, A. Loukissas, and A. Vahdat, “A Scalable, Commodity, Data Center Network Architecture,” in Proceedings of ACM SIGCOMM, Aug. 2008, pp. 63-74.

[3] C. Guo, H. Wu, K. Tan, L. Shi, Y. Zhang, and S. Lu, “DCell A Scalable and Fault-Tolerant Network Structure for Data Centers,” in Proceedings of ACM SIGCOMM, Aug. 2008, pp. 75-86.

[4] M. Kliegl, J. Lee, Jun Li, X. Zhang, C. Guo, and D. Rincon, “Generalized DCell Structure for Load-Balanced Data Center Networks,” in Proceedings of IEEE INFOCOM, Mar. 2010, pp. 1-5.

[5] D. Li, C. Guo, H. Wu, K. Tan, Y. Zhang, and S. Lu, “FiConn: Using Backup Port for Server Interconnection in Data Centers,” in Proceedings of IEEE INFOCOM, Apr. 2009, pp. 2276-2285.

[6] C. Guo, G. Lu, D. Li, H. Wu, X. Zhang, Y. Shi, C. Tian, Y. Zhang, and S. Lu, “BCube: A High Performance, Server-centric Network Architecture for Modular Data Centers,” in Proceedings of ACM SIGCOMM, Apr.
2009, pp. 63-74.

[7] N. Farrington, E. Rubow, and A. Vahdat, “Data Center Switch Architecture in the Age of Merchant Silicon,” in Proceedings of 17th IEEE Symposium on High Performance Interconnects, Aug. 2009, pp. 93-102.

[8] H. S. Chueh, C. M. Lien, C. S. Chang, J. Cheng, and D. S. Lee, “Implementing Load-Balanced Switches with Fat-Tree Networks,” 2011, pp. 1-9.

[9] C. G. Requena, M. E. G. Requena, P. J. L. Rodriguez, and J. F. D. Marin, “FT^2EI: A Dynamic Fault-Tolerant Routing Methodology for Fat Trees with Exclusion Intervals,” IEEE Transactions on Parallel and Distributed Systems, vol. 20, no. 6, pp. 802-817, Jun. 2009.

[10] F. O. Sem-Jacobsen, T. Skeie, O. Lysne, and J. Duato, “Dynamic Fault Tolerance in Fat Trees,” IEEE Transactions on Computers, vol. 60, no. 4, pp. 508-525, Apr. 2011.

[11] C. S. Chang, D. S. Lee and Y. S. Jou, “Load Balanced Birkhoff-von Neumann Switches, Part I: One-stage Buffering,” Computer Communications, vol. 25, pp. 611-622, 2002.

[12] C. S. Chang, D. S. Lee, Y. J. Shih, and C. L. Yu, “Mailbox Switch: A Scalable Two-Stage Switch Architecture for Conflict Resolution of Ordered Packets,” IEEE Transactions on Communications, vol. 56, no. 1, pp. 136-149, Jan. 2008.

[13] C. L. Yu, C. S. Chang, and D. S. Lee, “CR Switch: A Load-Balanced Switch with Contention and Reservation,” IEEE Transactions on Networking, vol. 17, no. 5, pp. 1659-1671, Oct. 2009.

[14] B. Hu, and K. L. Yeung, “Feedback-Based Scheduling for Load-Balanced Two-Stage Switches,” IEEE Transactions on Networking, vol.18, no. 4, pp. 1077-1090, Aug. 2010.

[15] C. Clos, “A Study of Non-Blocking Switching Networks,” Bell System Technical Journal, vol.32, pp. 406-424, Mar. 1953.

[16] C. E. Leiserson, “Fat-Trees: Universal Network for Hardware-Efficient Supercomputing,” IEEE Transactions on Computers, vol.34, no. 10, pp. 892-901, Oct. 1985.

[17] C. L. Wu, and S. Y. Feng, “The Reverse-Exchange Interconnection Network,” IEEE Transaction on Computers, vol. c-29, no. 9, pp. 801-811, Sep. 1980.