近幾年來，離散小波轉換的應用已經在文獻中被大量的探討，並且已被新一代的多媒體壓縮的標準所採用。在本篇論文中，我們提出一個高效率的離散小波轉換的演算安排方法和這個演算法的相對應的超大型積體電路架構，基於小波轉換的各階層遞迴運算演算法的概念，我們交錯地安排不同階層的小波分解的運算。並且考慮到影像邊界處的完美重建的問題，在架構的設計上含入了影像邊界的信號對稱擴展。此小波轉換處理器主要由四個平行濾波器與一些為信號延展而設計的移位暫存器所組成，濾波器交互地做高通與低通的運算，首兩個濾波器處理第一階層的小波分解，後兩個濾波器交錯地處理其他階層的小波分解。這個架構同時擁有一些優點，例如：高硬體使用率，運算速度快，低控制複雜度與規則的資料流等等。另外，此架構也構成了一個轉換處理器的骨架，可以在不增加多餘硬體架構的情況下為此離散小波轉換處理器加入離散餘弦轉換的功能。
另外我們建立了一個測試模擬的環境。經由將JPEG2000影像壓縮中的離散小波轉換的運算分離出來讓輔助處理器來處理，藉此來體驗JPEG2000的壓縮效能與軟硬體共用設計的好處。實驗的結果顯示在JPEG2000的影像壓縮系統中由於定點運算所造成的小數部分之有限位元長度的影響是可以忽略的，並且加速離散小波轉換的運算速度可以大大地提升影像壓縮的速度。

Recently, wavelet transform has been largely discussed in literatures, and proposed for next generation of multimedia compression standards. In this thesis, we propose an efficient scheduling algorithm and its related VLSI architecture. Based on the concept of recursive pyramid algorithm, we schedule the processing of different decomposition-levels in an interleaved manner. With the consideration of boundary problem, the architecture is designed with symmetric boundary extension. It yet possesses some advantages such as high hardware utilization, fast computation and regular data-flow, etc. In addition, it forms a framework of transform processor that can incorporate DWT with DCT with minimum hardware redundancy.
We also evaluate the performance of JPEG2000 and hardware-software systems by building a simulation environment that off-loads the task of wavelet transform to a co-processor. The experimental results shows that finite-word-length effect is negligible in JPEG2000 coding system and speedup of the wavelet transforms can dramatically raise the coding speed.

[1] S. G. Mallat, “A Theory for Multiresolution Signal Decomposition: The Wavelet Representation,” IEEE Trans. on Pattern and Machine Intell., vol. 11, pp. 674-693, July. 1989.
[2] M. Vishwanath, R. M. Owens and M. J. Irwin, “VLSI Architecture for the Discrete Wavelet Transform,” IEEE Trans. on Circuits and Systems-II, vol. 42, no. 5, pp. 305-316, May. 1995.
[3] A. Grzeszczak, M.K. Mandal, S. Panchanathan, ”VLSI Implementation of Discrete Wavelet Transform,” IEEE Trans. on Very Large Scale Integration (VLSI) Systems, vol. 4, Issue: 4, pp. 421 –433, Dec. 1996.
[4] T.C. Denk, K.K. Parhi, ” Systolic VLSI Architectures for 1-D Discrete Wavelet Transforms,” Conference Record of the Thirty-Second Asilomar Conference on Signals, Systems & Computers, vol. 2, pp. 1220 –1224, 1998.
[5] K. Paul, D.R. Chowdhury, P.P. Chaudhuri, ” Scalable Pipelined Micro-architecture for Wavelet Transform,” Thirteenth International Conference on VLSI Design, 2000. pp. 144 –147.
[6] Chu Yu and Sao-Jie Chen, “Design of An Efficient VLSI Architecture for 2-D Discrete Wavelet Transforms,” IEEE Transactions on Consumer Electronics, vol. 45, Issue: 1 , pp. 135 –140, Feb. 1999.
[7] Wen-Shiaw Peng; Chen-Yi Lee, “An Efficient VLSI Architecture for Separable 2-D Discrete Wavelet Transform,” 1999 International Conference on Image Processing (ICIP99), vol. 2, pp. 754 -758, 1999.
[8] Jer Min Jou; Pei-Yin Chen; Yeu-Horng Shiau; Ming-Shiang Liang ,” A Scalable Pipelined Architecture for Separable 2-D Discrete Wavelet Transform,” 1999 Proceedings of the Design Automation Conference(ASP-DAC '99), vol.1, pp. 205 –208.
[9] Po-Cheng Wu an Liang-Gee Chen, “An Efficient Architecture for Two-Dimensional Discrete Wavelet Transform,” IEEE Trans. On Circuit and System for Video Technology, Vol. 11, No. 4, pp. 536-545, Apr. 2001.
[10] Chien-Yu Chen; Zhong-Lan Yang; Tu-Chih Wang; Liang-Gee Chen, “A Programmable VLSI Architecture for 2-D Discrete Wavelet Transform,” Proceedings of The 2000 IEEE International Symposium on Circuits and Systems(ISCAS2000), vol. 1, pp. 619 -622, 2000.
[11] Raghuveer M. Rao and Ajit S. Bopardikar, “Wavelet transforms – Introduction to Theory and Applications,” Addison-Wesley, 1998.
[12] Gilbert Strang and Truong Nguyen, “Wavelets and Filter Banks,” Wellesely-Cambridge, July 1996.
[13] “An Introduction to Wavelets”,
http://www.amara.com/IEEEwave/IEEEwavelet.html
[14] M. Vishwanath, “The Recursive Pyramid Algorithm for The Discrete Wavelet Transform,” IEEE Transactions on Signal Processing, vol. 42, Issue: 3, pp. 673 –676, Mar. 1994.
[15] C. Chrysafis, A. Ortega, “Line-based, Reduced Memory, Wavelet image compression,” IEEE Transactions on Image Processing, vol. 9, Issue: 3, pp. 378 –389, Mar. 2000.
[16] Coding of still Pictures: JPEG 2000 Part 1 Final Committee Draft Version 1.0. ISO/IEC JTC 1/SC 29/WG 1 (ITU-T SG8), Mar. 2000.
[17] C. Christopoulos, A. Skodras, T. Ebrahimi, ” The JPEG2000 still image coding system: an overview,” IEEE Transactions on Consumer Electronics, vol. 46, Issue: 4 , pp. 1103 –1127, Nov. 2000
[18] M.J. Gonnish, D. Lee, M.W. Marcellin, “JPEG 2000: OVERVIEW, ARCHITECTURE, AND APPLICATIONS, ” Proceedings of 2000 International Conference on Image Processing, vol. 2, pp. 29 –32, Jan. 2001
[19] M.D.Adams, F. Kossentini, “JasPer: a software-based JPEG-2000 codec implementation*,” Proceedings of 2000 International Conference on Image Processing, vol. 2, pp. 53 –56, Jan. 2001
[20] David Taubman, “High Performance Scalable Image Compression with EBCOT,” IEEE Trans. on Image Processing, VOL. 9, NO. 7 , pp. 1158-1170, July 2000.
[21] E. Ordentlich, D. Taubman, I. Ueno, M. Weinberger,; G. Seroussi, F. Ono, ” Embedded block coding in JPEG2000,” Proceedings of International Conference on Image Processing(ICIP. 2000), vol. 2 , pp. 33 –36, Jan. 2001.
[22] Kharitonenko, I.; Zhang, X.,” Point-symmetric signal extension for tile-based image compression,” Proceedings of 2000 IEEE International Conference on Acoustics, Speech, and Signal Processing(ICASSP '00), vol. 4 , pp. 2067 -2070, 2000.
[23] Chung-Jr Lian; Kuan-Fu Chen; Hong-Hui Chen; Liang-Gee Chen,” Lifting based discrete wavelet transform architecture for JPEG2000,” The 2001 IEEE International Symposium on Circuits and Systems (ISCAS 2001), vol. 2, pp. 445 –448, 2001.