簡易檢索 / 詳目顯示

研究生: 林宏遠
Hung-Yuan Lin
論文名稱: 以網路處理器為基礎機架式平台上之政策性服務管理機制
A Policy-Based Service Management Scheme for NP-Based Multi-Gigabit Switch
指導教授: 黃能富
Nen-Fu Huang
口試委員:
學位類別: 碩士
Master
系所名稱: 電機資訊學院 - 通訊工程研究所
Communications Engineering
論文出版年: 2005
畢業學年度: 93
語文別: 英文
論文頁數: 54
中文關鍵詞: 網路處理器
外文關鍵詞: Network Processor
相關次數: 點閱:3下載:0
分享至:
查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報
  • 隨著網際網路的迅速成長,網路上新的服務與應用也不斷地出現,為了應付各式各樣的需求,許多擁有特定功能的網路設備不斷地推出。在日益複雜的網路環境之下,管理這些越來越多的網路設備是日益困難的,對這些網路設備如何做有效的管理與利用也顯得越來越重要;然而,提供網路服務的前提是網路不能發生錯誤,或是網路具有容忍發生錯誤的能力,而網路發生錯誤的原因大多是網路設備本身發生故障,一旦網路設備發生錯誤,可能會造成網路上的各種服務和連線中斷,新的連線也將無法建立,而位於出口端的網路設備對於內部網路對外連線是否正常扮演著非常關鍵性的角色,因此本論文針對網路出口端,在機架式平台之下設計並且實作一套提供政策性服務管理及容錯系統,在此系統上網路設備以「模組」的形式嵌入至機架式的平台上,所提出的系統能提供管理者依據不同的管理政策動態地控制網路上的交通,能針對不同的網路應用程式依據不同的需求提供在系統中走不同路徑,來獲得不同的服務;系統也能對網路設備提供容錯的能力,能夠自動地將網路交通導到備援的網路設備減少管理的負擔。本論文採用Vitesse的IQ2000網路處理器作為系統程式開發平台,網路處理器為一特別針對網路資料處理而設計的處理器,有硬體處理快速的優點,並保有軟體設計時的彈性;而機架式的網路平台更具擴充性,可以整合多種網路服務成為一個多元化服務系統。最後,我們也經由實際測試証明了系統的可行性與效能。


    With rapid growth of Internet, the variety of applications is used on Internet. In order to meet all kinds of requirements, many network equipments with specific functions are widely introduced in today’s network. As Internet gets more and more complex, the network management becomes an important topic. However, offering any kind of network service and applications is based on the premise that the network is fault-free or the fault is tolerable. The most common failure is on the network equipments itself. Moreover, network equipments located at the entrance of a network play an important role in the network availability. Therefore in this thesis, we design and implement a policy-based service management system on a chassis-based platform to provide gigabit level multi-service in the entrance of a network. The purposed system architecture could provide policy-based flow routing and fault-tolerance. With flow routing, the flows could be classified to meet different service requirements.
    The thesis adopts the Vitesse IQ2000 Network Processor as development platform to implement the proposed system. By using the Network Processor, most work can be executed by hardware. This can reduce operating time, improve processing speed, and increase system performance. Moreover, we integrate the Network Processor-based system as a module into the chassis-based platform that is scalable for integrating the other service into the multi-service platform. Finally, experimental results prove that our system has good performance and is feasible.

    Acknowledgements I 中文摘要 II Abstract III List of Figures IV List of Tables VI Contents VII Chapter 1 Introduction 1 Chapter 2 Related Works 3 2.1 Policy-based Network Management 3 2.2 Network Fault Tolerance 4 2.2.1 Introduction 4 2.2.3 Typical Network Fault Tolerance Architecture 5 2.3 Network Processors 6 2.3.1 What is the Network Processor? 6 2.3.2 Why we need Network Processor? 7 2.3.3 The Vitesse IQ2000 Network Processor 8 Chapter 3 PBMS Concept 14 3.1 Proposed System Concept 14 3.2 Major System Functions 15 3.2.1 Policy-Based Flow Routing 15 3.2.2 Traffic Forwarding 17 3.2.3 Fault Detection 18 3.3.4 Fault Recovery 19 3.3.5 Features and Advantages 20 Chapter 4 Design and Implementation 22 4.1 Development Platform 22 4.1.1 Chassis-based Platform 23 4.1.2 Embedded VxWorks Development Tools 23 4.1.3 Vitesse IQ2000 Development Workbench 24 4.2 System Software Architecture 25 4.3 System Architecture with Packet Flow 26 4.4 Data Structures 27 4.4.1 Data Structures for Dispatcher 28 4.4.2 Data Structures for Line Card 29 4.5 Memory Management 30 4.5.1 Header Buffer Allocation 30 4.5.2 Payload in RDRAM 31 4.6 MIPS Software Design 32 4.6.1 Failure Detection and Recovery 33 4.7 FACET Software Design 34 4.7.1 Overview 34 4.7.2 Processes in Data Plane for Dispatcher 36 4.7.3 Processes in Data Plane for Line Card 37 4.7.4 Communication between PPE and MIPS 37 4.8 Configure User Interface (ConfigUI) 38 Chapter 5 Performance Evaluation 41 5.1 Testing environment 41 5.2 Evaluation and Test Procedure 42 5.3 Link Downtime Analysis 46 5.4 The Performance on Gigabit Ethernet 47 5.5 Latency Comparison 49 Chapter 6 Conclusions 50 References 52

    [1]. “IQ2000 Design Manual”, IQ2000 Family of Network Processor, Vitesse Semiconductor, 2001.
    [2]. Dinesh C.Verma, “Simplifying Network Administration Using Policy-Based Management”, IEEE Network, vol. 16, no.2, March/April 2002, pp.20-26.
    [3]. Westerinen, A., Schnizlein, J., Strassner, J., Scherling, M., Quinn, B., Herzog, S., Huynh, A., Carlson, M., Perry, J. and S. Waldbusser, "Terminology for Policy-Based Management", RFC 3198, November 2001.
    [4]. Moore, B., Ellesson, E., Strassner, J., Westerinen, A., “Policy Core Information Model -- Version 1 Specification“, RFC 3060, February 2001.
    [5]. M. Beigi, S. Calo and D. Verma, “Policy Transformation Techniques in Policy-based Systems Management”, IEEE 5th International Workshop on Policies for Distributed Systems and Networks, 2004, pp. 13-22.
    [6]. F. Feather, D. Siewiorek and R. Maxion, “Fault detection in an Ethernet network using anomaly signature matching”, ACM SIGCOMM’93, Ithaca, N.Y., USA, Sep. 1993, pp.279-288.
    [7]. Z. Zhang, C. Manikopoulos, and J. Jorgenson, “Architecture of generalized network service anomaly and fault thresholds,” IEEE/IFIP International Conference on Management of Multimedia Networks and Services (MMNS’2001), DePaul University, Chicago, IL, U.S.A., Oct. 29 – Nov. 1, 2001, pp.241-255.
    [8]. Y. Bejerano and R. Rastogi, “Robust monitoring of link delays and faults in IP networks”, IEEE INFOCOM 2003, vol. 22, no. 1, Apr. 2003, pp.134-144.
    [9]. A. Banerjea, “Fault recovery for guaranteed performance communications connections” IEEE/ACM Transactions on Networking, vol.7, no.5, Oct 1999, pp. 653-668.
    [10]. “VxWorks: Programmer’s Guide”, Wind River Systems, Inc, May 1999.
    [11]. “Software Development Kit: User’s Guide”, Vitesse Semiconductor, 2001.
    [12]. “Hardware Development System: Software Development Guide”, Vitesse Semiconductor, June 8, 2001.
    [13]. “A Day in the Life of a Packet”, Vitesse Semiconductor, 2001.
    [14]. “IQ2000 Programmer’s Reference Manual”, Vitesse Semiconductor, December 8, 2000.
    [15]. Network Processing Forum, http://www.npforum.org/
    [16]. Vitesse Corporation web site, http://www.vitesse.com/
    [17]. “Building the Next Generation Network Processors”, Agere Systems, April 2001.
    [18]. “Challenges in Building Network Processor Based Solutions”, Future Software, 2003.
    [19]. D. Medhi, “Network reliability and fault tolerance,” J. Wiley Encyclopedia of Electrical and Electronics Engineering, 1999.
    [20]. “The Challenge for Next Generation Network Processors”, Agere Systems, April 2001.
    [21]. Cisco Systems, Scaling the Internet With tag switching, -white paper- http://www.cisco.com/warp/public/732/tag/pjtag_wp.htm
    [22]. J. Postel, “Internet Control Message Protocol”, RFC792, September 1981.
    [23]. Yi-Chung Chen, “A Network Processor based Fault-Tolerance Architecture”, master diss., National Tsing Hua University, Taiwan, R.O.C, July 2003.
    [24]. J. Huang, S. Song, L. Li, P. Kappler, R. Freimark, J. Gustin, and T. Kozlik, “An open solution to fault-tolerant Ethernet: design, prototyping, and evaluation,” In IEEE International Performance, Computing and Communications Conference (IPCCC '99), Feb.10-12, 1999, pp. 461-468.
    [25]. D. D. Clark, “Fault isolation and recovery,” RFC 816, Jul. 1982.
    [26]. “Always-on availability for multiservice carrier networks,” CISCO whitepaper, http://www.cisco.com/warp/public/cc/so/neso/vvda/ipatm/aoav_wp.htm
    [27]. “Introduction to high availability networking,” CISCO whitepaper, http://www.cisco.com/networkers/nw00/pres/2609_6-28.pdf
    [28]. “Challenges in building network processor based solutions” FutureSoft whitepaper, 2003, http://www.futsoft.com/pdf/NPwp.pdf
    [29]. Stamati Vassiliadis, Stephan Wong, and Sorin Cotofana “Network Processors: Issues and Prospectives”, Parallel and Distributed Processing Techniques and Applications, June 2001.

    無法下載圖示 全文公開日期 本全文未授權公開 (校內網路)
    全文公開日期 本全文未授權公開 (校外網路)
    全文公開日期 本全文未授權公開 (國家圖書館:臺灣博碩士論文系統)
    QR CODE