簡易檢索 / 詳目顯示

回結果列表
研究生： 洪邦彥
Pan-Yeng Hung
論文名稱： 10位元10MHz二階管線化迴圈式類比數位轉換器
A 10-bit 10MHz Two-Stage Pipelined Cyclic Analog to Digital Converter
指導教授： 周懷樸
Hwai-Pwu Chou
口試委員:
學位類別： 碩士
Master
系所名稱： 原子科學院 - 工程與系統科學系
Department of Engineering and System Science
論文出版年： 2006
畢業學年度： 95
語文別： 中文
論文頁數： 76
中文關鍵詞： 類比數位轉換器 、管線化 、迴圈式
外文關鍵詞： ADC, pipeline, cyclic
相關次數： 點閱：3  下載：0 
分享至:
查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報

    • 本論文描述一個10位元迴圈式類比數位轉換器。就類比數位轉換器中最重要的取樣保值電路，以及殘值處理電路作非線性誤差的分析。分析結果可以知道，比較器的位準以及迴圈時脈的控制對於非線性誤差有很大的影響。相較於連續漸進式架構的類比數位轉換器，迴圈式大大的降低了比較器的設計，並為了使取樣速度能夠超過MHz等級，本論文中加入了管線化的技巧，模擬結果顯示其微分非線性度在±0.5LSB以內，積分非線性度最大值為±0.8LSB。完成模擬設計後，進行實際佈局規劃並下線，取得晶片後作實際測試，驗證模擬與實作的差距。電路設計使用TSMC 0.35um 2P4M的製程技術，晶片面積為2120um × 2120um，使用3V的單電壓，功率消耗約為90mW。

    誌謝..........................................................................................................Ⅰ 摘要..........................................................................................................Ⅱ 目錄..........................................................................................................Ⅲ 圖目錄......................................................................................................Ⅵ 表目錄......................................................................................................XI 第一章 緒論..............................................................................................1 第二章 文獻回顧......................................................................................5 2.1 迴圈式類比數位轉換器...............................................................5 2.2 管線化的概念...............................................................................7 2.3 誤差整理與解決辦法...................................................................8 2.4 數位誤差修正.............................................................................10 第三章 迴圈式類比數位轉換器電路設計............................................15 3.1 架構簡介.....................................................................................15 3.2 交換式電容電路設計考量.........................................................16 3.2.1 精確度考量..........................................................................16 3.2.2 速度考量..............................................................................17 3.2.3 電容匹配..............................................................................18 3.3 開關之誤差分析.........................................................................19 3.3.1 通道電荷注入......................................................................19 3.3.2 時脈饋入..............................................................................21 3.3.3 熱雜訊..................................................................................21 3.4 取樣保值電路.............................................................................22 3.5 單級1.5位元電路基本建構......................................................24 3.5.1 運算放大器..........................................................................25 3.5.2 共模回授電路......................................................................30 3.5.3 偏壓電路..............................................................................31 3.5.4 比較器..................................................................................33 3.5.5 子類比數位轉換器..............................................................35 3.5.6 殘值處理電路......................................................................36 3.6 迴圈控制電路.............................................................................39 3.7 時脈產生器.................................................................................40 3.8 數位修正電路.............................................................................41 第四章 電路模擬結果之分析與討論....................................................44 4.1 運算放大器.................................................................................44 4.2 比較器.........................................................................................46 4.3 取樣保值電路.............................................................................47 4.4 殘值處理電路.............................................................................48 4.5 數位電路模擬結果.....................................................................50 4.5.1 時脈產生器..........................................................................50 4.5.2 迴圈控制電路......................................................................51 4.6 迴圈式類比數位轉換器模擬結果.............................................52 第五章 電路佈局與測試環境的規劃與實測........................................56 5.1 佈局考量與技巧.........................................................................56 5.2 類比電路之佈局.........................................................................59 5.2.1 運算放大器..........................................................................59 5.2.2 比較器與子類比數位轉換器..............................................60 5.2.3 取樣保值電路與單級1.5位元電路...................................61 5.3 數位電路之佈局.........................................................................63 5.4 迴圈式類比數位轉換器完整佈局.............................................65 5.5 量測儀器與環境.........................................................................66 5.6 實測步驟與結果.........................................................................66 5.6.1 單級1.5位元電路...............................................................67 5.6.2 迴圈式類比數位轉換器......................................................70 第六章 結論與建議................................................................................72 參考文獻..................................................................................................74

    1. P. Vorenkamp and J. P. M. Verdaasdonk, “A 10 b 50 MS/s pipelined ADC”, Digest of Technical Papers, 39th IEEE International Solid-State Circuits Conference (ISSCC), pp. 32-33, 1992
    2. T.B. Cho and P. R. Gray, “ A 10-bit, 20-MS/s, 35Mw pipeline A/D converter”, Proceedings of the IEEE Custom Integrated Circuit Conference, pp. 499-502
    3. J.S. Xie “Nyquist-Rate A/D Converter Design” Chip Implementation Center, 2003
    4. J.T. Wu, “Analog Integrated Circuit,” NCTU Xin-zhu Taiwan R.O.C. 2002
    5. A. Kitagawa, M. Kokubo, T. Tsukada, T. Tsukada, and T. Imaizumi, “A 10b 3Msample/s CMOS Cyclic ADC.” Int. Solid State Circuit Conf. (ISSCC), pp. 280-281, Feb. 1995
    6. E.G. Soenen and R.L. Geiger, “Analog and Digital Signal Processing,” IEEE Transactions on Circuits and Systems II, Vol. 42 Issue: 3 , pp. 143 –153, March. 1995
    7. D. W. Cline and P. R. Gray, “A power optimized 13-b 5 Ms/s pipelined ADC“ IEEE Journal of Solid-State Circuits, Vol. 31 Issue: 3, pp. 294 –303, March. 1996
    8. Y. M. Lin, B. Kim and P. R. Gray, “A 13-b 2.5MHz Self-Calibrated Pipelined A/D Converter in 3-um CMOS”, IEEE, JSSC, Vol. 26 pp. 628-636, April. 1991
    9. C. C. Enz, G. C. Temes, ”Circuit techniques for reducing the effects of op-amp imperfections: auto zeroing, correlated double sampling, and chopper stabilization”, Proceedings of the IEEE, Vol. 84 Issue 11, pp. 1584 –1614, Nov. 1996
    10. S. H. Lewis, “Optimizing the stage resolution in pipelined, analog-to-digital converters for video-rate applications”, IEEE Transactions on Analog and digital Signal Processing Circuit and Systems II, Vol. 39, No. 8, pp. 516-523, August. 1992
    11. I. Mehr and L. Singer, “A 55-mW, 10-bit, 40-Msample/s Nyquist-rate CMOS ADC”, IEEE Journal of Solid-State Circuits, Vol. 35, No. 3, pp. 318-325, March. 2000
    12. B. Razavi “Design of Analog CMOS Integrated Circuits” McGraw-Hill Companies Inc. 2001
    13. M. J. McNutt, S. LeMarquis, and J. L. Dunkley, ”Systematic Capacitance Matching Errors and Corrective Layout Procedures”, IEEE Journal of Solid-State Circuits, Vol. 29, No. 5, May. 1994
    14. A. M. Abo and P. R. Gray, “A 1.5-V 10-bit 14.3-MS/s CMOS pipeline analog-to-digital converter”, IEEE Journal of Solid-State Circuits, vol. 34, NO.5, May. 1999
    15. M. Gustavsson, J. J. Wikner and N. Nick Tan, ” CMOS Data Convertor For Communications”, Kluwer Academic Publishers, 2000
    16. P. R. Gray, P. J. Hurst, S. H. Lewis and Robert G. Meyer, “Analysis and design of analog integrated circuits”, John Wiley & Sons, Inc. 2001
    17. R. Gregorian ”Introduction to CMOS OP-amps and Comparators”, John Wiley & Sons Inc. 1999
    18. L. Sumanen, M. Walyari, and K.A.I.Halonen, ”A mismatch insensitive CMOS dynamic comparator for pipeline A/D converters,” in Proc.ICECS, vol.1, pp.32-35, Dec. 2000
    19. 黃善君“10位元10MHz導管式類比數位轉換器數位校正方法之研製”NTU 2001 碩士論文
    20. Daniel D. Gajski, “Principles of Digital Design”, Prentice-Hall, Inc. 1996
    21. M. M. Mano, “Digital Design”, Prentice-Hall, Inc. 1991
    22. R. Ockey and M. Syrzycki, “Optimization of a latched comparator for high-speed analog-to-digital converter”, IEEE Canadian Conference on Electrical and Computer Engineering, Vol. 1, pp. 403-408, 1999

    無法下載圖示 全文公開日期 本全文未授權公開 (校內網路)
    全文公開日期 本全文未授權公開 (校外網路)

    QR CODE